



# iND83201 “BON ”

indie's highly integrated, high power supply microcontroller with high power I/Os

10/13/16

Preliminary Data sheet

---

# 1.0 TABLE OF CONTENT

<b>1.0</b>	<b>TABLE OF CONTENT .....</b>	<b>2</b>
<b>2.0</b>	<b>LIST OF TABLES .....</b>	<b>4</b>
<b>3.0</b>	<b>LIST OF FIGURES.....</b>	<b>5</b>
<b>4.0</b>	<b>REGISTER CONVENTION .....</b>	<b>6</b>
<b>5.0</b>	<b>GENERAL DESCRIPTION .....</b>	<b>7</b>
<b>6.0</b>	<b>PINOUT AND PACKAGE .....</b>	<b>8</b>
6.1	Package overview .....	8
6.2	Package dimensions.....	9
6.3	Pin Description.....	10
<b>7.0</b>	<b>ELECTRICAL CHARACTERISTICS .....</b>	<b>12</b>
7.1	Absolute maximum Rating.....	12
7.2	Recommended Operating Conditions.....	12
7.3	Current Consumption .....	13
<b>8.0</b>	<b>DEVICE OVERVIEW.....</b>	<b>14</b>
<b>8.1</b>	<b>Microcontroller Subsystem .....</b>	<b>15</b>
8.1.1	Timers (0,1, and 2).....	15
8.1.2	Watch Dog Timer .....	18
8.1.3	Interrupt Vectors.....	20
<b>8.2</b>	<b>LIN .....</b>	<b>22</b>
8.2.1	LIN Interface.....	22
<b>8.3</b>	<b>UART .....</b>	<b>35</b>
8.3.1	UART Operation.....	35
8.3.2	UART Registers .....	36
<b>8.4</b>	<b>SPI Interface .....</b>	<b>41</b>
8.4.1	SPI Functionality .....	42

---

8.4.2	SPI Registers .....	43
<b>8.5</b>	<b>I<sup>2</sup>C Interface .....</b>	<b>46</b>
8.5.1	I2C Functionality.....	46
8.5.2	I2C Registers.....	56
<b>8.6</b>	<b>ADC .....</b>	<b>60</b>
8.6.1	ADC Description.....	60
8.1.1	ADC Registers.....	65
<b>8.7</b>	<b>Pulse Width Modulators (PWM) .....</b>	<b>69</b>
8.7.1	PWMs Usage Description .....	69
8.7.2	PWMs Registers.....	70
<b>8.8</b>	<b>GPIOs .....</b>	<b>74</b>
8.8.2	GPIO Registers .....	80
<b>8.9</b>	<b>Short Circuit Protection Circuits .....</b>	<b>100</b>
8.9.1	Fuse Elimination Usage Description .....	100
8.9.2	Short Circuit Protection Usage Description .....	100
8.9.3	Short Circuit Protected Related Registers .....	101
<b>8.10</b>	<b>Clock Sources .....</b>	<b>103</b>
8.10.1	Clock Sources Characteristics .....	103
8.10.2	Clock Related Registers.....	104
8.10.3	Clock Sources Usage Description.....	105
8.10.4	Power Management Unit (PMU) .....	105
8.10.5	PMU Registers .....	106
8.10.6	PMU Usage Description .....	110
<b>8.11</b>	<b>Wake-Up Timer .....</b>	<b>111</b>
<b>9.0</b>	<b>REVISION HISTORY .....</b>	<b>112</b>
<b>10.0</b>	<b>CONTACTS .....</b>	<b>112</b>

## 2.0 LIST OF TABLES

Table 1 : PIn List .....	10
Table 2 : Absolute Maximum Ratings .....	12
Table 3 : Recommended Operating Conditions.....	12
Table 4 : Current Consumption .....	13
Table 5 : Interrupt Vector Table.....	20
Table 6 - ID bits and number of bits .....	22
Table 7 - LIN Inactivity Time .....	23
Table 8 - LIN Wake-Up Repeat Time .....	23
Table 9 - LIN Timing Related Registers .....	23
Table 10 - LIN Timing Related Registers .....	24
Table 11- LIN data length (when the length bits have the value “1111b”).....	32
Table 12 - UART baud rates, divider values and errors.....	36
Table 13 : SPI interface signals.....	41
Table 14 - Filter Tabs and output.....	58
Table 15 : ADC Performance Specification, Recommended Operating Conditions, unless otherwise specified .....	60
Table 16 PWM Prescaler Divide Values .....	69
Table 17 -GPIO Characteristics, Typical Operating Conditions .....	74
Table 18 - GIO and SIO Pin Functional Configuration .....	76
Table 19 - Clock Performance Specification, recommended operating conditions unless otherwise specified.....	103
Table 20 - Peripherals with specific clock source requirements .....	105

## 3.0 LIST OF FIGURES

Figure 1: Pinout Diagram (Top View) .....	8
Figure 2: QFN (7mm x 7mm) 48-pin Package Dimensions .....	9
Figure 3: BON Block Diagram .....	14
Figure 4– SPI Timing Diagram .....	42
Figure 5 – Slave Mode Timing Waveform with CLK_ST_ENB = 1 (Reception, 7-bit Address Mode) .....	48
Figure 6 – Slave Mode Timing Waveform with CLK_ST_ENB = 0 (Reception, 7-bit Address Mode) .....	49
Figure 7 – Slave Mode Timing Waveform (Transmission, 7-bit Address Mode) .....	49
Figure 8 – Slave Mode Timing Waveform (Reception, 10-bit Address Mode) .....	50
Figure 9 – Slave Mode Timing Waveform (Transmission, 10-bit Address Mode) .....	50
Figure 10 – Master Timing Waveform (Transmission) .....	54
Figure 11 – Master Timing Waveform (Reception) .....	55
Figure 12– ADC Block Diagram .....	61
Figure 13– ADC Input Settling Time .....	62
Figure 14– ADC Reference Voltage .....	63
Figure 15 - Typical GIO Interface .....	76
Figure 16 - Typical SIO Interface .....	77
Figure 17: Freewheel Action .....	78
Figure 18 – LED pin Block Diagram .....	79

## 4.0 REGISTER CONVENTION

Several registers will be defined and explained throughout this document. The general format of the

Name of the Register		Starting Address (Hex)			Reset or Default Value (Hex)		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit_Name	Bit_Name	Bit_Name	Bit_Name	Bit_Name	Bit_Name	Bit_Name	Bit_Name
MSB							LSB

description of the registers is as follows:

Where R/W is the read and write permissions of the specific bit.

## 5.0 GENERAL DESCRIPTION

BON integrates an ARM Cortex-M0 low cost 32-bit microcontroller containing 160KB of flash program memory and 8KB of SRAM. It implements peripherals intended for car alarms, home alarms and garage door openers.

Main features are:

Architecture:

- ARM Cortex-M0 processor:
  - Run up to 20MHz (nominal 3.58MHz Crystal)
  - 10MHz Internal RC.
  - Internal 10KHz R-C low-power oscillator, for current saving operation
- System Tick Timer (SysTick – 24 bits, interruptible)
- Serial Wire Debugger
- Built-in Nested Vectored Interrupt Controller (NVIC)
- Programmable Watch-Dog Timer

Memory:

- 160KB of Flash Program Memory
- 8KB of SRAM
- Self-Programming

Peripherals:

- 36 General purpose I/O ports, several with Vbat and Relay Driver (200mA) capability
- Protected high current internal pull downs
- IOs with High Voltage Capability, Relay Driver Capability and selectable automatic polling mode to reduce supply current
- 2 x ADC (8-bit), total of 27 channels, and selectable input references.
- 2 x PWM (12-bit)
- LIN Interface (2.0)
- UART Interface
- SPI Interface
- I2C Interface
- LED drivers

Package: 7x7 48 pin QFN package

## 6.0 PINOUT AND PACKAGE

### 6.1 PACKAGE OVERVIEW




Figure 1: Pinout Diagram (Top View)



## 6.2 PACKAGE DIMENSIONS

The dimensions of the package are defined in the following table and drawings:

DESCRIPTION	SYMBOL	MILLIMETER		
		MIN	NOM	MAX
TOTAL THICKNESS	A	0.8	0.85	0.9
STAND OFF	A1	0	0.035	0.05
MOLD THICKNESS	A2	---	0.65	0.67
L/F THICKNESS	A3		0.203 REF	
LEAD WIDTH	b	0.2	0.25	0.3
BODY SIZE	X	7 BSC		
	Y	7 BSC		
LEAD PITCH	e	0.5 BSC		
EP SIZE	X	J	5.2	5.3
	Y	K	5.2	5.3
LEAD LENGTH	L	0.35	0.4	0.45
PACKAGE EDGE TOLERANCE	aaa	0.1		
MOLD FLATNESS	bbb	0.1		
COPLANARITY	ccc	0.08		
LEAD OFFSET	ddd	0.1		
EXPOSED PAD OFFSET	eee	0.1		





Figure 2: QFN (7mm x 7mm) 48-pin Package Dimensions

## 6.3 PIN DESCRIPTION

Table 1 : Pin List			
Pin#	Name	Type	Description
1	PA0	GIO	General purpose I/O operating over full Vbat range
2	PA1	GIO	General purpose I/O operating over full Vbat range
3	PC0	SIO	High current, general purpose I/O operating over full Vbat range
4	PC1	SIO	High current, general purpose I/O operating over full Vbat range
5	PC2	SIO	High current, general purpose I/O operating over full Vbat range
6	PC3/PWM2	SIO	High current, general purpose I/O operating over full Vbat range, with PWM
7	PA2	GIO	General purpose I/O operating over full Vbat range
8	PA3	GIO	General purpose I/O operating over full Vbat range
9	PB4	PSIO	General purpose I/O operating over full Vbat range, with high current sourcing capability
10	VBAT	Supply	9V to 45V battery voltage
11	SWCLK	Digital Input	Serial Clock Input (Debugger)
12	SWDIO	DigIO	Serial Data (Debugger)
13	V1p8DIG	Analog output	1.8V digital voltage regulator output for external circuit and/or bypass capacitor. Used internally to supply MCU and SRAM.
14	V3p3DIG (Vdd)	Analog output	Vdd, 3.3V digital voltage regulator output for external circuit and/or bypass capacitor. Used internally to supply digital circuits
15	PE3/TCK	3V3IO	3.3V I/O, or JTAG test mode clock
16	TMS	3V3IN	JTAG test mode select
17	PE2/LIN_TR_EN TDI	3V3IO	3.3V I/O, LIN_TR_EN or JTAG TDI
18	PD0/MISO	3V3IO	3.3V I/O, SPI-MISO
19	PD1/MOSI	3V3IO	3.3V I/O, SPI-MOSI
20	PD2/SCK	3V3IO	3.3V I/O or SPI-SCK
21	PD3/SSEL	3V3IO	3.3V I/O, SPI-SSEL
22	V3p3IO	Analog output	3.3V voltage regulator output for external circuit and/or bypass capacitor
23	PD4/UTXD/URXD	3V3IO	3.3V I/O, UART-TXD or UART-RXD
24	PD5/UTXD/URXD	3V3IO	3.3V I/O, UART-TXD or UART-RXD
25	PE0/SCL	3V3IO	3.3V I/O or open drain I2C SCL
26	PE1/SDA/TDO	3V3IO	3.3V I/O or open drain I2C-SDA or JTAG TDO

**Table 1 : Pin List**

Pin#	Name	Type	Description
27	PD6/LTXD/LRXD	3V3IO	3.3V I/O, LIN-TXD or LIN-RXD
28	PD7/LTXD/LRXD	3V3IO	3.3V I/O, LIN-TXD or LIN-RXD
29	PA4	GIO	General purpose I/O operating over full Vbat range or sensing input for short circuit protection
30	PA5	GIO	General purpose I/O operating over full Vbat range or sensing input for short circuit protection
31	PC4	SIO	High current, general purpose I/O operating over full Vbat range
32	PC5/PWM1	SIO	High current, general purpose I/O operating over full Vbat range with PWM
33	PC6	SIO	High current, general purpose I/O operating over full Vbat range
34	PC7/PWM1	SIO	High current, general purpose I/O operating over full Vbat range with PWM
35	PB1/PWM2	GIO	General purpose I/O operating over full Vbat range with PWM
36	PB2	GIO	General purpose I/O operating over full Vbat range )
37	XTAL	Analog In	crystal oscillator pin or internal clock input pin, requires 100nF DC block capacitor in series between the pin and crystal
38	PA6	GIO	General purpose I/O operating over full Vbat range or sensing input for short circuit protection
39	PA7/PWM2	GIO	General purpose I/O operating over full Vbat range with PWM
40	PB3	GIO	General purpose I/O operating over full Vbat range
41	NU	NU	Not Used
42	NU	NU	Not Used
43	NU	NU	Not Used
44	V5AN	Analog Out	5V voltage regulator output for external circuit and/or bypass capacitor
45	PB0/LED/PWM1	GIO	General purpose I/O operating over full Vbat range, with PWM and LED driver
46	PB5/AUX4	GIO	General purpose I/O operating over full Vbat range
47	PB6	GIO	General purpose I/O operating over full Vbat range
48	PB7	GIO	General purpose I/O operating over full Vbat range
TAB	GND	Ground	Ground

## 7.0 ELECTRICAL CHARACTERISTICS

### 7.1 ABSOLUTE MAXIMUM RATING

Absolute maximum ratings are defined in the following table. The operation of the device above these conditions may cause lasting damage and is not recommended.

Table 2 : Absolute Maximum Ratings					
Parameter	Conditions	Min.	Typ.	Max.	Unit
Vbat voltage		-0.3		+50	V
High voltage digital I/O input voltage	All GIO, SIO and SPI pins configured as input	-0.3		Vbat+0.3	V
Low voltage digital I/O input voltage	configured as input (3V3IO), no damage	-0.3		V3p3DIG+0.3	V
3V Analog input voltage	Pins, XTAL	-0.3		V3p3AN+0.3	V
5V Analog input voltage	Pins, PON and USTX	-0.3		V5AN+0.3	V
Operating Temp.	de-rated performance, full functionality	-40		+85	°C
HBM (all pins)		-8		8	kV
CDM (all pins)		-800		800	V
MM (all pins)		-400		400	V

### 7.2 RECOMMENDED OPERATING CONDITIONS

Table 3 : Recommended Operating Conditions					
Parameter	Conditions	min	typ	max	unit
Vbat voltage		9	12	45	V
Operating Temp.		-40	25	85	°C

## 7.3 CURRENT CONSUMPTION

Table 4 : Current Consumption					
Name	Conditions	Min.	Typ.	Max.	Unit
Sleep Mode	All circuits disabled, Xtal enable			300	μA
CPU	fCPU=1MHz		100		μA
Normal operation	CPU running, main RC as clock, CPU clock/8		1.4		mA

## 8.0 DEVICE OVERVIEW

Figure 3 depicts a high-level block diagram of the device. The device subsystems are described in the following chapters.




Figure 3: BON Block Diagram

## 8.1 MICROCONTROLLER SUBSYSTEM

The BON device includes an embedded microcontroller subsystem, which is based on the ARM Cortex M0 core. It includes a program flash memory of 160kBytes, and an SRAM of 8kBytes. It includes three 32-bit timers, plus a dedicated watchdog timer. Additionally, it includes a **Nested Vector Interrupt Controller (NVIC)** to scheduled hardware interrupts, and a **Wakeup Interrupt Controller (WIC)**, which enable the control of the various power modes.

*Further information can be obtained in the AyDeeKay document <<AyDeeKay\_Core\_160\_8.pdf>>.*

### 8.1.1 Timers (0,1, and 2)

BON implements three identical timers: Timer0, Timer1 and Timer2. These timers use the system clock as clock source and once activated count up continuously. They start from the value initially loaded into the counting register (32-bit) and, if enabled, generate an interrupt upon rolling over (0xFFFFFFFF → 0x00000000).

#### 8.1.1.1 Timers Registers

There are two basic registers associated with each of three timers:

TMR0REG: 32-bit Timer initial value register

TMR0REG		0x50020000			0x00000000		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
T7	T6	T5	T4	T3	T2	T1	T0
T15	T14	T13	T12	T11	T10	T9	T8
T23	T22	T21	T20	T19	T18	T17	T16
T31	T30	T29	T28	T27	T26	T25	T24
MSB							LSB
Bit31-0 <b>T[31:0]</b> : Timer Register initial value register.							

TMR0CTRL: Timer Control

TMR0CTRL		0x50020004			0x00		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	TSTART
MSB							LSB
Bit0 <b>TSTART</b> : Timer enable bit. 0 = Timer not running 1 = Timer running							

TMR1REG: 32-bit Timer initial value register

TMR1REG		0x50020008			0x00000000		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
T7	T6	T5	T4	T3	T2	T1	T0
T15	T14	T13	T12	T11	T10	T9	T8
T23	T22	T21	T20	T19	T18	T17	T16
T31	T30	T29	T28	T27	T26	T25	T24
MSB							LSB
Bit31-0 <b>T[31:0]</b> : Timer Register initial value register.							

TMR1CTRL: Timer Control

TMR1CTRL		0x5002000C			0x00		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	TSTART
MSB							LSB
Bit0 <b>TSTART</b> : Timer enable bit. 0 = Timer not running 1 = Timer running							



**TMR2REG**: 32-bit Timer initial value register

<b>TMR2REG</b>		0x50020010			0x00000000		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
T7	T6	T5	T4	T3	T2	T1	T0
T15	T14	T13	T12	T11	T10	T9	T8
T23	T22	T21	T20	T19	T18	T17	T16
T31	T30	T29	T28	T27	T26	T25	T24
MSB							LSB
Bit31-0 <b>T[31:0]</b> : Timer Register initial value register.							

**TMR2CTRL**: Timer Control

<b>TMR2CTRL</b>		0x50020014			0x00		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	TSTART
MSB							LSB
Bit0 <b>TSTART</b> : Timer enable bit. 0 = Timer not running 1 = Timer running							

### 8.1.1.2 Timer Operation

The operation of the timers is quite straightforward. Load the initial counter register, enable the timer and either check (polling mode) the current value of the counter register or enable the interrupt and process it inside the interrupt service routine.

Note: Inside the interrupt the application code must reload the timer counting register.

## 8.1.2 Watch Dog Timer

BON implements a WDT (**W**atch **D**og **T**imer) that can operate in one of two basic ways:

Interrupt Mode: In the event of a WDT rollover an interrupt will be generated.

Reset Mode: In the event of a WDT rollover the microcontroller will reset.

### 8.1.2.1 WDT Registers

The Watch Dog Timer implements two 32-bit registers:

WDTCTRL: WDT (**W**atch **D**og **T**imer) Control Register. (32-bit)

WDTCTRL		0x50020018			0x0000000x		
Reserved	Reserved	Reserved	R/W	R/W	R/W	R/W	R/W
-	-	-	WDTPRES1	WDTPRES0	RSTFLAG	RESETEN	WDTEN
-	-	-	-	-	-	-	-
-	-	-	-	-	-	-	-
-	-	-	-	-	-	-	-
MSB							LSB

Bit4-3 **WDTPRES1: WDTPRES0**: WDT Prescaler:

00 =  $2^{13}/\text{SystemClock}$

01 =  $2^{19}/\text{SystemClock}$

10 =  $2^{22}/\text{SystemClock}$

11 =  $2^{32}/\text{SystemClock}$

Bit2 **RSTFLAG**: Reset Flag. This flag is set by the system at the initialization if the initialization was caused by a reset triggered by the WDT. The bit can be de-asserted by the application.

Bit1 **RESETEN**: Reset enable. If enabled a WDT time-out will force the microcontroller to reset. This bit can be asserted but it cannot be de-asserted.

Bit0 **WDTEN**: WDT enable. This bit can be asserted but it cannot be de-asserted. It means that once the WDT is enabled it cannot be turned off until a Reset or Power-On Reset occurs.

For instance, a system running from a 30MHz Crystal with  $\text{WDTPRES}[1...0] = 10$  will trigger the WDT after approximately 0.14seconds if not cleared properly and in time by the application.

WDTCLR: WDT Clear Register. (32-bit)

WDTCLR		0x5002001C			0x0000000x		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
WCLR7	WCLR6	WCLR5	WCLR4	WCLR3	WCLR2	WCLR1	WCLR0
WCLR15	WCLR14	WCLR13	WCLR12	WCLR11	WCLR10	WCLR9	WCLR8
WCLR23	WCLR22	WCLR21	WCLR20	WCLR19	WCLR18	WCLR17	WCLR16
WCLR31	WCLR30	WCLR29	WCLR28	WCLR27	WCLR26	WCLR25	WCLR24
MSB							LSB

Bit31-0 **WCLR[31:0]**: Clear Register. To clear the WDT counting the following words must be written in this order and without any other instruction between then:  
0x3C570001  
0x007F4AD6

**Warning:** Programming WDTCLR with other values or in the wrong order will cause the watchdog to throw an interrupt or reset the system.

### 8.1.3 Interrupt Vectors

BON implements an interrupt vector defined in the following table:

Table 5 : Interrupt Vector Table		
Cortex M0 Specific Exceptions		
Name	Number	Comments
HardFault_IRQn	-13	HardFault handler*
SVC_IRQn	-5	Supervisory call*
PendSV_IRQn	-2	Interrupt-driven request for system level service*
SysTick_IRQn	-1	SysTick Timer interrupt
Cortex M0 Specific Exceptions		
Name	Number	Comments
BrownOut_IRQn	0	Brownout detection interrupt
ClkMon_IRQn	1	Clock monitor interrupt
-	2	RESERVED
PIN_IRQn	3	Pin change interrupt
-	4	RESERVED
-	5	RESERVED
I2C_Collision_IRQn	6	I2C Collision detection interrupt
I2C_IRQn	7	I2C event interrupt
UART_IRQn	8	UART event interrupt
LIN_IRQn	9	LIN event interrupt
SPI_IRQn	10	SPI event interrupt
-	11	RESERVED
-	12	RESERVED

IRQ13_IRQn to IRQ15_IRQn	13-15	RESERVED
TIMER0_IRQn	16	Timer0 interrupt
TIMER1_IRQn	17	Timer1 interrupt
TIMER2_IRQn	18	Timer2 interrupt
WATCHDOG_IRQn	19	Watchdog timer interrupt

\*Note: For more information see *Cortex-M0 Devices – Generic Users Guide (ARM DUI 0497A (ID112109))*  
at: [http://infocenter.arm.com/help/topic/com.arm.doc.dui0497a/DUI0497A\\_cortex\\_m0\\_r0p0\\_generic Ug.pdf](http://infocenter.arm.com/help/topic/com.arm.doc.dui0497a/DUI0497A_cortex_m0_r0p0_generic Ug.pdf)

## 8.2 LIN

The BON device contains digital hardware, which implements a LIN 2.0 serial communications interface.

### 8.2.1 LIN Interface

BON implements a LIN (Specification 2.0) interface. Its main characteristics are:

- Configurable for support of both master or slave functionality
- Programmable data rate between 1 Kbit/s and 20 Kbit/s (for master)
- Automatic bit rate detection (for slave)

#### 8.2.1.1 LIN Usage Description

BON implements a LIN (**L**ocal **I**nterconnect **N**etwork) peripheral. This implementation is compatible with the specification 2.0 and allows for the selection of both Master and Slave modes.

##### 8.2.1.1.1 Data Length Control

The host controller has to define the length of the data field of the current LIN frame by adjusting the LINLENGTH register. If the data length bits[3:0] are loaded with the value “1111b” the length of the data field is decoded from Bit 5 and 4 of the identifier register (LINID) according to table below (e.g. compatibility to LIN specification 1.1). Otherwise the amount of data bytes can be written directly to the DATA\_LENGTH[3:0] register (supported values are 0...8).

Table 6 - ID bits and number of bits		
ID (Bit 5)	ID (Bit 4)	Number of Bytes in the data field
0	0	2
0	1	2
1	0	4
1	1	8

### 8.2.1.1.2 Timing Settings for "Wake Up Repeat Time" and "Bus Inactivity Time"

The time for repeating of wake up because of no reaction on the bus and to go to sleep because of inactivity on the bus can be optionally written by the application in registers LINTIMING:

Table 7 - LIN Inactivity Time	
LINIT[1:0]	LIN Inactivity Time (sec.)
00	4
01	6
10	8
11	10

Table 8 - LIN Wake-Up Repeat Time	
LINWPR1 [1:0]	LIN Wake-Up Repeat Time (msec.)
00	180
01	200
10	220
11	240

### 8.2.1.1.3 Bit Time Settings

The Bit rate of the LIN system has to be defined in the bit timing registers (LINBITDIV and LINBITMUL). The table below shows an overview of the registers.

Table 9 - LIN Timing Related Registers		
Name	Description	Width(bits)
LINDIV[8:0]	Bit time divider integer value	9
LINMUL[4:0]	Bit time multiplier (master only)	5
LINDFRAC[2:0]	Bit time divider fraction value (master only)	3

The LIN bit rate  $f_{bit}$  can be calculated from system clock  $f_{clk}$  and bit timing registers according to the following equation.

$$f_{bit} = \frac{f_{clk}}{2 * (LINDIV + LINDFRAC / 8) * (LINMUL + 1)}$$

The procedure of adjusting the bit timing registers is different between master and slave.

#### 8.2.1.1.4 Bit Timing Register Adjustment of Master

The steps for adjusting the bit timing registers of the master are explained in the following.

1. Setting up the bit time multiplier depending on used LIN data rate  $f_{bit}$  according to the following equation:

$$LINMUL = \frac{20KBits/sec}{Fbit} - 1$$

The value has to be rounded down to the next integer value.

- 1) Adjusting the bit time divider integer value depending on system clock, data rate and bit time multiplier according to the following equation:

$$LINDIV = \frac{Fclk}{2 * (LINMUL + 1) * (Fbit)}$$

The value has to be rounded down to the next integer value.

- 1.0 Adjusting the bit time divider fraction value depending on system clock, data rate, bit time multiplier and bit time divider integer according to the following equation:

$$LINDFRAC = \left( \frac{Fclk}{2 * (LINMUL + 1) * Fbit} - LINDIV \right) * 8$$

The value has to be rounded down to the next integer value.

The table below shows sample values of the bit timing registers for different LIN data rates.

Table 10 - LIN Timing Related Registers				
System Clock	LIN data rate	LINMUL	LINDIV	LINDFRAC
3.58 MHz	19.2 Kbit/s	0	93	1
	9.6 Kbit/s	1	93	1
	1 Kbit/s	19	89	4



### 8.2.1.1.5 Bit Timing Register Adjustment of Slave

The steps for adjusting the bit timing registers of the LIN slave are explained in the following paragraphs.

Note: Register fields **LINMUL** and **LINDFRAC** do not exist in the slave. The LIN core slave synchronizes to any bit rate between 1 Kbit/s and 20 Kbit/s. Nevertheless, the bit timing registers have to be adjusted to adapt the LIN core to the used system clock frequency. Adjusting the bit time divider integer value depending on system clock according to the following equation:

$$LINDIV = \frac{F_{clk}}{40K}$$

For a system clock of 3.58MHz  $LINDIV = 89.5 = 89$ . (Always rounded down)

### 8.2.1.2 Control of the LIN Module

The first step before transmitting messages with the LIN core is setting up the bit rate of the LIN system. For that, the host controller has to load the bit time registers, which has been explained in the previous sections. After that, the message transfer can be started. Controlling LIN core master and LIN core slave by the application is explained in the following.

#### 8.2.1.2.1 Controlling the LIN Master

The master is responsible for the schedule of the messages. It sends the header of each frame that contains SYNC BREAK FIELD, SYNC FIELD and IDENTIFIER FIELD. The steps for scheduling a message frame are explained in the following.

1. The following steps have to be done by the application when an interrupt is requested.
  - Check the **LIN\_ERR bit (LINSTATUS)**. Perform error handling and proceed to step d if bit ERROR is set, otherwise proceed to step b.
  - Check the **LIN\_WAKEUP bit (LINSTATUS)** - it is set if the master has received or transmitted a wakeup signal. Proceed with the step d if **LIN\_WAKEUP** is set else proceed with step c.
  - Check the **LIN\_CMPLT (LINSTATUS)** - it is set if the transfer was successful. If **LIN\_CMPLT** is set and the current frame was a receive operation load the received data from the data buffer.
  - Set the **LIN\_RST\_INT** and **LIN\_RST\_ERROR** bits (**LINCONTROL**) register to reset the interrupt request and the error flags.

### 8.2.1.2.2 Controlling the LIN Slave

The LIN core slave detects the header of the message frame sent by the LIN master and synchronizes its internal bit time to the master bit time. An interrupt is requested after the reception of the IDENTIFIER FIELD, after the reception of a wakeup signal (if the slave is in sleep mode), when an error is detected or when the message transfer is completed.

The following steps have to be done by the application when an interrupt is requested.

- Check the **LIN\_DATA\_REQ** bit (**LINSTATUS**) (it is 1 when the IDENTIFIER FIELD has been received). Proceed with the following if **LIN\_DATA\_REQ** is set else proceed with step 2.
- Load the identifier from the **LINID** register and process it.
- Adjust the **LINTX** bit (1 - if the current frame is a transmit operation for the slave, 0 – if the current frame is a receive operation for the slave).
- Load the data length in the **LINLENGTH** register (number of data bytes or value “1111b” if the data length should be decoded from the identifier) and set the checksum type (enhanced or classic).
- Load the data to transmit into the data buffer (for transmit operation only).
- Set the **LINACK** bit (**LINCONTROL**) register.

Note 1: Steps a thru e have to be done during the IN-FRAME RESPONSE SPACE, if the current frame is a transmit operation for the slave; otherwise a timeout will be detected by the master. If the current frame is a receive operation for the slave, steps a thru e have to be finished until the reception of the first byte after the IDENTIFIER FIELD. Otherwise, the internal receive buffer of the slave core will be overwritten and a timeout error will be detected in the slave core.

Note 2: If the application of the slave detects an unknown identifier (e.g. extended identifier = 0x3E) it has to write a 1 to bit **LIN\_SLAVE\_STOP (LINCONTROL)** instead of setting the **LINACK** bit (steps b thru e can be skipped). In that case the LIN core slave stops the processing of the LIN communication until the next SYNC BREAK is received.

1. Check the **LIN\_ERR (LINSTATUS)**. Perform error handling and proceed with step 6 if bit **LIN\_ERR** is set else proceed with step 3.

Note 3: Bit **LIN\_TOUT\_ERR** and bit **LIN\_WAKEUP** are set if the slave has sent a wakeup signal but the master did not respond within 150 ms.

2. Check bit **LIN\_IDL\_TOUT (LINSTATUS)** is set and activate the sleep mode by setting bit **LINSLEEP** if it is.
3. Check bit **LIN\_WAKEUP** - it is set if the slave has received a wakeup signal. If **LIN\_WAKEUP** is set proceed with step 6 else proceed with step 5.

Note 4: Bit **LIN\_CMPLT** is not changed when a wake-up signal is transmitted or received. Therefore, bit **LIN\_WAKEUP** has to be checked before bit **LIN\_CMPLT**.

3. Check **LIN\_CMPLT** bit in the **LINSTATUS** register (it is set if the transmission was successful). If **LIN\_CMPLT** is set and the current frame was a receive operation for the slave, load the received data bytes from the data buffer.
4. Set the bits **LIN\_RST\_INT** and **LIN\_RST\_ERR** in the control register to reset the interrupt request and the error flags.

#### 8.2.1.2.3 Sleep Mode and Wakeup

To reduce the systems power consumption the LIN Protocol Specification defines a Sleep Mode. The message used to broadcast a Sleep Mode request has to be started by the host controller of the LIN core master in the same way as a normal transmit message. The host controller of the LIN core slave has to decode the Sleep Mode Frame from Identifier and data bytes. After that, it has to put the LIN slave node into the Sleep Mode by setting bit **LINSLEEP** in the control register. If bit **LINSLEEP** in the control register of the LIN core slave is not set and there is no bus activity for 4 s to 10 s (specified bus idle timeout) bit **LIN\_IDL\_TOUT** is set and an interrupt request is generated. After that application may assume that the LIN bus is in Sleep Mode and set bit **LINSLEEP** in the **LINCONTROL** register of the LIN core slave. The bus inactivity time which should be defined as bus idle timeout for the slave can optionally set to values 4s, 6s, 8s or 10s as possible accordingly with specification 2.0.

Sending a Wakeup signal with the master or any slave node terminates the Sleep Mode of the LIN bus. To send a Wakeup signal, the host controller of the LIN core has to set the bit **LIN\_WAKEUP** in the **LINSTATUS** register. After successful transmission of the wakeup signal with the LIN core master the **LIN\_WAKEUP** bit in the **LINSTATUS** register of the sending LIN core master is set and an interrupt request is generated. The LIN core slave does not generate an interrupt request after successful transmission of the Wakeup signal but it generates an interrupt request if the master does not respond to the Wakeup signal within 150 msec. to 250 msec. This value can be set optionally to 180ms, 200ms, 220ms or 240ms as it is possible accordingly with specification 2.0. In that case, bit **LIN\_ERR** and bit **LIN\_TOUT\_ERR** are set. The host controller has to decide whether to transmit another Wakeup signal or not.

All LIN cores that detect a wakeup signal will set the bit **LIN\_WAKEUP** and generate an interrupt request to their host controller. The inverted bit **LINSLEEP** is connected to the output **LIN\_TR\_EN**. Bit **LINSLEEP** is automatically reset and **LIN\_TR\_EN** (whose polarity can be flipped by setting/clearing **LINTRAN**) is set to high when the LIN core detects a wakeup signal. Output **LIN\_TR\_EN** may be used for connecting the enable signal of the LIN transceiver. It depends on the transceiver type whether this is possible or not.

#### 8.2.1.2.4 Error Detection and Handling

The LIN core generates an interrupt request and stops the processing of the current frame if it detects an error. The application has to check the type of error by processing the **LINERROR** register. After that, it has to reset the **LINERROR** register and the **LIN\_ERR** bit in status register by writing a 1 to bit **LIN\_RST\_ERR** in control register. Starting a new message with the LIN core master or sending a Wakeup signal with master or slave is possible only if bit **LIN\_ERR** in **LINSTATUS** register is 0.

#### 8.2.1.3 LIN Registers

The following registers are available:

**LIN\_DATAn**: LIN data registers. (n = 0, 1, ..., 7)

<b>LIN_DATAn</b>		0x50000030/1/2/3/4/5/6/7			0x00		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
LDT7	LDT6	LDT5	LDT4	LDT3	LDT2	LDT1	LDT0
MSB							LSB
Bit7-0 <b>LDT7-LDT0</b> : LIN data bits							

**LINCTRL**: LIN control register.

<b>LINCTRL</b>		0x50000038			0x00		
W	R/W	R/W	R/W	W	W	R/W	R/W
LINSTOP	LINSLEEP	LINTX	LINACK	LIN_RST_INT	LIN_RST_ERR	LIN_WKUP_REQ	LIN_START_REQ
MSB							LSB

Bit7	<p><b>LINSTOP:</b> LIN Stop command (slave only): The host has to write a '1' to this bit if it handles a data request interrupt and cannot make use of the frame content with the received identifier (e.g. extended identifiers). For that case the LIN slave stops the processing of the LIN communication until the next SYNC BREAK is detected.</p> <p>0 = No action</p> <p>1 = STOP</p>
Bit6	<p><b>LINSLEEP:</b> LIN Sleep command: The bit is used by the LIN core to determine whether the LIN bus is in Sleep Mode or not. The application has to set the bit after sending or receiving a Sleep Mode frame or if a bus idle timeout interrupt is requested. The bit will be reset by the LIN core, when a wakeup signal is detected.</p> <p>0 = LIN interface is not in sleep mode</p> <p>1 = LIN interface is in sleep mode</p>
Bit5	<p><b>LINTX:</b> LIN transmit command: The bit determines whether the current frame is a transmit frame or a receive frame for the LIN node. It has to be set by the application.</p> <p>0 = LIN interface is receiving</p> <p>1 = LIN interface is transmitting</p>
Bit4	<p><b>LINACK:</b> LIN data acknowledge (slave only): The bit has to be set by the application after handling a data request interrupt (compare bit LIN_DT_REQ in LINSTATUS register). The bit will be reset by the LIN core.</p> <p>0 = Acknowledge not requested or already reset by core</p> <p>1 = LIN interface acknowledge request</p>
Bit3	<p><b>LIN_RST_INT:</b> LIN reset interrupt: The application has to write a '1' to this bit to reset the LIN_INT_REQ bit in the LINSTATUS register.</p> <p>0 = No Interrupt reset request</p> <p>1 = Reset of interrupt request</p>
Bit2	<p><b>LIN_RST_ERR:</b> LIN reset error: The application has to write a '1' to this bit to reset the error bits in status register and error register.</p> <p>0 = No errors reset request</p> <p>1 = Errors reset request</p>
Bit1	<p><b>LIN_WKUP_REQ:</b> LIN Wake-Up request: The bit has to be set by the application to terminate the Sleep Mode of the LIN bus by sending a Wakeup signal. The bit will be reset by the LIN core.</p> <p>0 = No wake-up request</p> <p>1 = Wake-up request</p>
Bit0	<p><b>LIN_START_REQ:</b> LIN start request (master only):</p> <p>The bit has to be set by the application to start the LIN transmission after loading Identifier, data length and data buffer. The LIN core will reset the bit after the transmission is finished or an error is occurred.</p> <p>0 = No action</p> <p>1 = Start Transmission</p>

**LINSTATUS:** LIN status register.

LINSTATUS		0x50000039			0x00		
W	R/W	R/W	R/W	W	W	R/W	R/W
LINACTIVE	LIN_IDL_TOUT	LINABRT	LIN_DT_REQ	LIN_INT_REQ	LIN_ERR	LIN_WAKEUP	LIN_CMPLT
MSB							LSB

Bit7     **LINACTIVE:** LIN active: The bit indicates whether the LIN bus is active or not.  
           1 = Transmission on the LIN bus is active  
           0 = No LIN bus activity

Note: For the LIN slave, this bit is set after the detection of a correct SYNC BREAK / SYNC FIELD sequence and it is reset at the end of the transmission or if the processing of the current frame is stopped by the host controller.

Bit6     **LIN\_IDL\_TOUT:** LIN idle timeout (slave only):  
           This bit is set by the LIN core if bit LINSLEEP in control register is not set and no bus activity is detected for 4 s. In addition, an interrupt request is generated in that case. After that, the application may assume that the LIN bus is in sleep mode and it has to set bit LINSLEEP in the LINCTRL register.  
           0 = NO sleep mode condition detected  
           1 = Sleep mode condition detected

Bit5     **LINABRT:** LIN aborted (slave only):  
           This bit is set by the LIN core slave if a transmission is aborted after the beginning of the data field due to a timeout or bit error (caused e. g. by a new sync break after missing data bytes). The bit is also set if the processing of the current frame has been stopped by writing a '1' to bit STOP in control register. The bit is cleared by the LIN core after receiving a correct SYNC BREAK / SYNC FIELD sequence.  
           0 = LIN transmission NOT aborted  
           1 = LIN transmission aborted

Bit4     **LIN\_DT\_REQ:** LIN data request (slave only):  
           The LIN core slave sets the bit after receiving the Identifier and sends an interrupt to the host controller. The application has to decode the Identifier to decide whether the current frame is a transmit or a receive operation. It has to adjust the LINTX bit in the control register and to load the data length. For transmit operations it has to load the data buffer too. After that the host controller has to set the bit LINACK in the control register.  
           0 = No data requested  
           1 = Data requested

Bit3     **LIN\_INT\_REQ:** LIN interrupt request:  
           The LIN core sets the bit when it sends an interrupt. The bit has to be reset by the application by setting the bit LIN\_RST\_INT in the control register.  
           0 = No Interrupt request  
           1 = Interrupt requested

Bit2     **LIN\_ERR:** LIN error:

	<p>The LIN core sets the bit if an error has been detected (compare error register). The bit has to be reset by the host controller by setting the bit LIN_RST_ERR in the control register.</p> <p>0 = No errors</p> <p>1 = Errors detected</p>
Bit1	<p><b>LIN_WAKEUP:</b> LIN Wake-up:</p> <p>The bit is set when the LIN core is transmitting a Wake-up signal or when the LIN core has received a Wakeup signal.</p> <p>0 = No wake-up</p> <p>1 = Wake-up signal</p>
Bit0	<p><b>LIN_CMPLT:</b> LIN complete:</p> <p>The LIN core will set the bit after a transmission has been successfully finished and it will reset it at the start of a transmission.</p> <p>0 = Transmission started</p> <p>1 = Last transmission succeeded</p>

**LINERROR:** LIN error register.

LINERROR		0x5000003A			0x00		
Reserved	Reserved	Reserved	Reserved	R	R	R	R
-	-	-	-	LIN_PARITY_ERR	LIN_TOUT_ERR	LIN_CHK_ERR	LIN_BIT_ERR
MSB							LSB

Bit3	<p><b>LIN_PARITY_ERR:</b> LIN parity error: Identifier parity error. (Slave only)</p> <p>0 = No parity error identified</p> <p>1 = Parity error identified</p>
Bit2	<p><b>LIN_TOUT_ERR:</b> LIN timeout error: There are several reasons that can cause a timeout error:</p> <p>The master detects a timeout error if it is expecting data from the bus but no slave does respond. If the slave responds to late and the frame is not finished within the maximum frame length TFRAME_MAX a timeout error will be detected too.</p> <p>The slave detects a timeout error if it is requesting a data acknowledge to the host controller (for selecting receive or transmit, data length and loading data) and the host controller does not set the bit DATA_ACK or bit STOP in control register until the end of the reception of the first byte after the identifier. The slave detects a timeout error if it has transmitted a wakeup signal and it detects no sync field (from the master) within 150 ms.</p> <p>0 = No timeout error</p> <p>1 = Timeout error detected</p> <p><u>Note:</u> The slave does not perform an exact check of the frame length TFRAME_MAX but a timeout is detected after 200 bit times if the slave is in receive mode and there are missing data fields or a missing ID field from the master.</p>
Bit1	<p><b>LIN_CHK_ERR:</b> LIN checksum error:</p> <p>0 = No checksum error</p> <p>1 = Checksum error</p>

Bit0 **LIN\_BIT\_ERR**: LIN bit error: The bit transmitted does not match the one read.  
0 = No bit error  
1 = Bit error

**LINLENGTH**: LIN data length, checksum mode and transceiver polarity.

LINSTATUS		0x5000003B			0x00		
R/W	R/W	Reserved	Reserved	R/W	R/W	R/W	R/W
LINCHK	LINTRAN	-	-	LINDLEN3	LINDLEN2	LINDLEN1	LINDLEN0
MSB							LSB

Bit7 **LINCHK**: LIN checksum:

0 = Classic Checksum  
1 = Enhanced Checksum

Bit6 **LINTRAN**: LIN transceiver enable polarity:

0 = Transceiver enable signal active high  
1 = Transceiver enable signal active low

Bit3-0 **LINDLEN**: LIN data length:

The application has to define the length of the data field of the current LIN frame by adjusting the LINDLEN[3:0] bits. If the bits are loaded with the value "1111b" the length of the data field is decoded from Bit 5 and 4 of the identifier register "id" according to the table below (e.g. compatibility to LIN specification 1.1). Otherwise the amount of data bytes can be written directly to the register (supported values are 0...8).

**Table 11- LIN data length (when the length bits have the value "1111b")**

ID Bit 5	ID Bit 4	Number of Bytes
0	0	2
0	1	2
1	0	4
1	1	8



LINBITDIV: LIN Bit Divider

LINBITDIV		0x5000003C			0x00		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
LINDIV7	LINDIV6	LINDIV5	LINDIV4	LINDIV3	LINDIV2	LINDIV1	LINDIV0
MSB							LSB
Bit7-0 <b>LINDIV[7:0]</b> : LIN bit divider.							

LINBITMUL: LIN Bit Divider

LINBITMUL		0x5000003D			0x7F		
Reserved	Reserved	R/W	R/W	R/W	R/W	R/W	R/W
-	-	LINMUL4	LINMUL3	LINMUL2	LINMUL1	LINMUL0	LINDIV8
MSB							LSB
Bit5-1 <b>LINMUL[4:0]</b> : LIN bit multiplier:							
Bit0 <b>LINDIV[8]</b> : LIN divider bit8							

LINID: LIN ID.

LINID		0x5000003E			0x00		
Reserved	Reserved	R/W	R/W	R/W	R/W	R/W	R/W
-	-	LINID5	LINID4	LINID3	LINID2	LINID1	LINID0
MSB							LSB
Bit5-0 <b>LINID[5:0]</b> : LIN id.							

**LINTIMING:** LIN timing.

<b>LINTIMING</b>		0x5000003F			0x00		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
LINMS	LINDFRAC2	LINDFRAC1	LINDFRAC0	LINIT1	LINIT0	LINWPR1	LINWPR0
MSB							LSB
Bit7	<b>LINMS:</b> LIN Master/Slave selection:  0 = Slave  1 = Master						
Bit6-4	<b>LINDFRAC[2:0]:</b> LIN fractional divider.						
Bit3-2	<b>LINIT[1:0]:</b> LIN inactive time.						
Bit1-0	<b>LINWPR[1:0]:</b> LIN wake-up repeat time.						

## 8.3 UART

BON implements a UART (Universal Asynchronous Receiver Transmitter) module. The main characteristics are defined below:

- Four bytes deep reception FIFO (First In - First Out) with "watermark" selectable to one and three bytes
- Four bytes deep transmission FIFO (First In - First Out)
- Interrupt available for transmission, reception and error events
- Reception timeout timer
- Programmable break reception and transmission
- Programmable parity with "sticky" parity option
- Selectable number of bits from 5 to 8
- Selectable number of stop-bits: 1, 1 ½, 2
- Programmable loop-back
- Swappable TXD and RXD (PD[4] and PD[5])
- Transmitter Polarity selection

### 8.3.1 UART Operation

The UART protocol requires two wires (UTXD and URXD). Port D[5:4] are configured as UTXD and URXD when the MDUART bit is set in PORTEOE register. In order to use it the following steps must be followed:

1. Select the pins position (normal or swapped) of the interface and also its polarity. The normal position (not swapped) is TX=PD[5] and RX = PD[4].
2. Define the following parameters:
  - a. Loop back: Used mainly in tests, internally connects the output to the input.
  - b. Break enable: Puts the output down while asserted, rising the output once de-asserted.
  - c. Sticky parity: Forces the parity to stay stable in one direction.
  - d. Even/Odd parity selection and enable: Selection and enable of Even or Odd parity bits.
  - e. Number of stop bits: Selection of 1 (default), 1½ (5-bit communications only) or 2 stop bits.
  - f. Data size in bits (5,6,7,8): Selection of the number of bits used in the communication
3. Define the baud rate. The baud rate is calculated as follows: (UARTDIV is a 16-bit register)

$$Baud = \frac{Fclk}{16 * (UARTDIV + 1)}$$

Assuming a 3.579545MHz system clock the following table provides some register values, baud rates and related errors:

Table 12 - UART baud rates, divider values and errors			
Baud	UARTDIV	Real Baud	Error (%)
300	745	299.9	0.04
600	372	599.8	0.04
1200	185	1203	0.23
2400	92	2406	0.23
4800	46	4760	0.83
9600	22	9727	1.3
19200	11	18644	2.9
38400	5	37287	2.9
57600	3	55930	2.9
115200	1	111861	2.9

4. Enable the UART and its interrupt: The UART may generate an interrupt for events related to:

1. Transmission completed.
2. Reception: Timeout of ~40 bit-times without reception, and data received (one or three bytes received, programmable).
3. Errors detected: Framing error, parity error, and overrun error.
4. Break signal detected (received).

### 8.3.2 UART Registers

The following registers are defined in BON:

UARTDATA: UART data.

UARTDATA		0x50000010			0x00		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
UARTD7	UARTD6	UARTD5	UARTD4	UARTD3	UARTD2	UARTD1	UARTD0
MSB							LSB
Bit7-0 <b>UARTD [7:0]</b> : UART data, both received and to be transmitted.							

**UARTICR:** UART Interrupt Control Register.

<b>UARTICR</b>		0x50000011			0x00		
R	R	R	R	R/W	R/W	R/W	R/W
UISTTS3	UISTTS2	UISTTS1	UISTTS0	UTOUTIEN	URXERREN	UTXIEN	URXIEN
MSB							LSB

Bit7-4 **UISTTS [3:0]:** UART Interrupt status:

0001 = No Interrupt asserted

0010 = Transmission completed

0100 = Data received

0110 = Reception error

1100 = Reception timeout (~40 bit-time)

Bit3 **UTOUTIEN:** UART time-out interrupt enable bit:

0 = Time-out interrupt disabled

1 = Time-out interrupt enabled

Bit2 **URXERREN:** UART reception error interrupt enable bit:

0 = Reception error interrupt disabled

1 = Reception error interrupt enabled

Bit1 **UTXIEN:** UART transmission completed interrupt enable bit:

0 = Transmission completed interrupt disabled

1 = Transmission completed interrupt enabled

Bit0 **URXIEN:** UART reception interrupt enable bit:

0 = Reception interrupt disabled

1 = Reception interrupt enabled

UARTCTRL: UART Control Register.

UARTCTRL		0x50000012			0x00		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
ULOOPEN	UBREAKEN	USTICKEN	UPARITY	UPAREN	USTOP	USTOP	USIZE
MSB							LSB
<p>Bit7    <b>ULOOPEN</b>: UART loop back enable:  0 = UART loop back disabled  1 = UART loop back enabled</p> <p>Bit6    <b>UBREAKEN</b>: UART break enable:  0 = UART break disabled  1 = UART break enabled</p> <p>Bit5    <b>USTICKEN</b>: UART sticky parity enable bit:  0 = Sticky parity disabled  1 = Sticky parity enabled</p> <p>Bit4    <b>UPARITY</b>: UART parity bit:  0 = Odd parity  1 = Even parity</p> <p>Bit3    <b>UPAREN</b>: UART parity enable bit:  0 = Parity disabled  1 = Parity enabled</p> <p>Bit2    <b>USTOP</b>: UART stop bit:  0 = One stop bit  1 = If a 5-bit transmission it selects 1.5 stop bits, otherwise 2 stop bits (6, 7 and 8 bits)</p> <p>Bit1-0   <b>USIZE</b>: UART transmission size:  00 = 5-bit data  01 = 6-bit data  10 = 7-bit data  11 = 8-bit data</p>							

UARTCTRL1: UART Control Register1.

UARTCTRL1		0x50000013			0x00		
Reserved	Reserved	Reserved	Reserved	R/W	R/W	R/W	R/W
-	-	-	-	UARTEN	URXFS	UTXFRST	URXFRST
MSB							LSB
<p>Bit3    <b>UARTEN</b>: UART enable: 0 = UART disabled 1 = UART enabled</p> <p>Bit2    <b>URXFS</b>: UART RX FIFO interrupt level: 0 = UART interrupts after one byte received 1 = UART interrupts after three bytes received</p> <p>Bit1    <b>UTXFRST</b>: UART transmission FIFO reset bit: 0 = TX FIFO not reset 1 = TX FIFO reset</p> <p>Bit0    <b>URXFRST</b>: UART reception FIFO reset bit: 0 = RX FIFO not reset 1 = RX FIFO reset</p>							

UARTDIV: UART Baud rate divider. (16-bit)

UARTDIV		0x50000016			0x0000		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
UDIV7	UDIV6	UDIV5	UDIV4	UDIV3	UDIV2	UDIV1	UDIV0
UDIV15	UDIV14	UDIV13	UDIV12	UDIV11	UDIV10	UDIV9	UDIV8
MSB							LSB
Bit15-0 <b>UDIV [15:0]</b> : UART clock divider							

UARTSTATUS: UART Control Register1.

UARTSTATUS		0x50000014			0x00		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
UERR	UTXEMPTY	UTXFFEMPTY	UBREAKINT	UFRMERR	UPRTYERR	UOVRUNERR	UDTRDY
MSB							LSB
<p>Bit7    <b>UERR</b>: UART error: 0 = No error 1 = Error in UART</p> <p>Bit6    <b>UTXEMPTY</b>: UART transmission empty: 0 = UART transmitter not empty 1 = UART transmitter empty</p> <p>Bit5    <b>UTXFFEMPTY</b>: UART transmission FIFO empty: 0 = TX FIFO not empty 1 = TX FIFO empty</p> <p>Bit4    <b>UBREAKINT</b>: UART break interrupt: 0 = No break interrupt 1 = Break interrupt</p> <p>Bit3    <b>UFRMERR</b>: UART framing error: 0 = UART no framing error 1 = UART framing error</p> <p>Bit2    <b>UPRTYERR</b>: UART parity error: 0 = No parity error 1 = Parity error</p> <p>Bit1    <b>UOVRUNERR</b>: UART overrun error: 0 = No overrun error 1 = Overrun error</p> <p>Bit0    <b>UDTRDY</b>: UART data ready: 0 = No data ready (reception) 1 = Data ready (reception)</p>							



## 8.4 SPI INTERFACE

The Serial Peripheral Interface (SPI) is a synchronous full-duplex serial interface. It communicates in master/slave mode where the master initiates the data transfer. In BON, the SPI is implemented as a master. The module is compatible with Motorola SPI interface. There are many references available, and one of them is:

[http://en.wikipedia.org/wiki/Serial\\_Peripheral\\_Interface\\_Bus](http://en.wikipedia.org/wiki/Serial_Peripheral_Interface_Bus)

BON SPI module's main features are defined below:

- Compatible with Motorola SPI interface
- Four bytes deep reception FIFO
- Four bytes deep transmission FIFO
- Interrupt upon events related to transmission, reception and error:
  - Write Collision
  - Transmission FIFO full and empty
  - Reception FIFO full and empty

The SPI protocol requires four wires (SCK, MISO, MOSI, and SS). Port D[3:0] are configured as the SPI bus when the MDSPi bit is set in PORTEOE register. The following table describes how each pin is connected:

Table 13 : SPI interface signals			
Name	Pin Number	Pin Name	Comments
MISO	18	PD0	3.3V
MOSI	19	PD1	
SCLK	20	PD2	
SS (SPI-SSEL)	21	PD3	

### 8.4.1 SPI Functionality

Only the master mode is implemented in BON. BON configures the clock frequency and generates the serial clock (SCK) for the interface. The data transfer is synchronous through SCK. The SPI is a full-duplex system; data is transmitted and received simultaneously. BON sends the information to the slave device through MOSI line and receives the data through MISO line. CPOL and CPHA bits determine when to sample the data.

When CPOL=0, the base value of clock is logic '0'. In this case, if CPHA=0, data is captured on the rising edge of SCK and data is propagated on the falling edge of SCK. For CPHA=1, data is captured on the falling edge of SCK and data is propagated on the rising edge of SCK.

If CPOL=1, the base value of clock is logic '1'. In this case, if CPHA=0, data is captured on the falling edge of SCK and data is propagated on the rising edge of SCK. For CPHA=1, data is captured on the rising edge of SCK and data is propagated on the falling edge of SCK.

The timing diagram is shown below.




Figure 4– SPI Timing Diagram

After a desired configuration is set through configuration registers, a transfer is initiated by writing to the Serial Peripheral Data Register (SPDR). The data is entered to 4-deep FIFO before it is actually transmitted. When the data is transmitted, the slave also transmits the data simultaneously for BON to receive. The received data is stored in a separate 4-deep FIFO. The data is accessed by reading SPDR register.

To operate it properly the following steps must be performed:

1. Configure and enable the SPI: Select if the interrupt is enabled, polarity, phase and the clock divider:
2. Enable the interrupt (microcontroller) if required:
3. Process Interrupt if required: Detect reason for the interrupt (error, transmission or reception related and act accordingly):

## 8.4.2 SPI Registers

The following registers are defined in the SPI interface:

SPCR: SPI Control Register.

SPCR		0x5000001C			0x10		
R/W	Reserved	Reserved	R	R/W	R/W	R/W	R/W
SINTE	-	-	MSTR	CPOL	SPH	SCKSTD1	SCKSTD0
MSB							LSB
Bit7	<b>SINTE</b> : SPI Interrupt enable 0 = Interrupt is disabled 1 = Interrupt is enabled						
Bit4	<b>MSTR</b> : Master Mode Select Bit SPI is always in master mode in BON, and therefore, it is always set to logic '1'.						
Bit3	<b>CPOL</b> : SPI clock polarity 0 = The base value of the clock is zero 1 = The base value of the clock is one						
Bit2	<b>CPHA</b> : SPI clock phase 0 = data is captured on clock transition from base and data is propagated on the clock transition to base 1 = data is captured on clock transition to base and data is propagated on the clock transition from base						
Bit1-0	<b>SCKSTD[1:0]</b> : SPI standard clock divider selection Please refer to SPER register for system clock						

SPSR: SPI Status Register.

SPSR		0x5000001D			0x00		
R/W	R/W	Reserved	Reserved	R/W	R/W	R/W	R/W
SINTF	SWCOL	-	-	STXFF	STXFE	SRXFF	SRXFE
MSB							LSB
<p>Bit7    <b>SINTF</b>: SPI interrupt flag  0 = Interrupt not asserted  1 = Interrupt asserted</p> <p>Bit6    <b>SWCOL</b>: SPI write collision is set when the SPDR register is written to while the transmit FIFO is full  0 = No collision  1 = collision</p> <p>Bit3    <b>STXFF</b>: SPI transmit FIFO full  0 = transmit FIFO not full  1 = transmit FIFO full</p> <p>Bit2    <b>STXFE</b>: SPI transmit FIFO empty  0 = transmit FIFO not empty  1 = transmit FIFO empty</p> <p>Bit1    <b>SRXFF</b>: SPI reception FIFO full  0 = reception FIFO not full  1 = reception FIFO full</p> <p>Bit0    <b>SRXFE</b>: SPI reception FIFO empty  0 = reception FIFO not empty  1 = reception FIFO empty</p>							

SPDR: SPI Data Register.

SPDR		0x5000001E			0xXX		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
SPID7	SPID6	SPID5	SPID4	SPID3	SPID2	SPID1	SPID0
MSB							LSB
<p>Bit7-0    <b>SPID[7:0]</b>: SPI data, used in both transmission and reception</p>							

SPER: SPI Extended Register

SPER		0x5000001F			0x00		
R/W	R/W	Reserved	Reserved	Reserved	R/W	Reserved	Reserved
SICNT1	SINCT0	-	-	-	SPE	SCKEXT1	SCKEXT0
MSB							LSB
Bit7-6 <b>SICNT[1:0]</b> : SPI Interrupt Counter Bits							
00 = SINTF is set after every completed transfer							
01 = SINTF is set after every two completed transfers							
10 = SINTF is set after every three completed transfers							
11 = SINTF is set after every four completed transfers							
Bit2 <b>SPE</b> : SPI Enable							
0 = SPI module is disabled							
1 = SPI module is enabled							
Bit1-0 <b>SCKEXT[1:0]</b> : SPI extended clock divider							
<b>SCKSTD</b>		<b>SCKEXT</b>		<b>Result Clock Divider</b>			
00		00		= System Clock/2			
01		00		= System Clock/4			
10		00		= System Clock/16			
11		00		= System Clock/32			
00		01		= System Clock/8			
01		01		= System Clock/64			
10		01		= System Clock/128			
11		01		= System Clock/256			
00		10		= System Clock/512			
01		10		= System Clock/1024			
10		10		= System Clock/2048			
11		10		= System Clock/4096			
xx		11		= Reserved			

## 8.5 I<sup>2</sup>C INTERFACE

BON implements an I<sup>2</sup>C interface. Its main characteristics are:

- Support for multi-master mode
- General call support
- 10-bit address
- Address masking

The I<sup>2</sup>C interface is a well-known interface and many references that describe its behavior are available. As an example:

<http://en.wikipedia.org/wiki/I%C2%B2C>

### 8.5.1 I2C Functionality

BON's I<sup>2</sup>C must be configured for proper use.

#### 8.5.1.1 Slave Mode

Slave Mode:

1. Select the peripheral as slave.
2. Select the address size.
3. Load the address.
4. Select if general call is to be supported.
5. Select address masking if required. If required the peripheral provides a 5-bit address mask for the lower 5 address bits. Each bit masks the corresponding bit in address comparison when set. For example, as an I<sup>2</sup>C Slave in 7-bit address mode is using 0x03 as mask and 0x36 as address Then the I<sup>2</sup>C will answer to all messages with addresses 0x34, 0x35, 0x36 or 0x37. Enable the interface and its interrupts if used.
6. Define the Interrupt handlers if required.

In the following paragraphs the several phases of the slave side of the communications will be described.

#### 8.5.1.1.1 I<sup>2</sup>C Slave Access Sequence

Note: I<sup>2</sup>C address phases are always prefixed by Start or Repeated Start condition.

##### 7-bit Address mode

The slave, once enabled, waits for an I<sup>2</sup>C Start condition to happen. Once a Start condition is detected, the slave shifts in the next 8 bits into an internal shift register and the following actions take place:

The **IBUFF** bit is set.

If the address contained in the internal register matches the one from **I2CADDR0** the interface sends back an ACK and an interrupt is asserted.

At this moment the application must read the **I2CSTATUS** register and check the **IADDRR** and **IRWBUSY** bits.

The **IADDRR** should be '1' (address received).

The **IRWBUSY** will inform if the operation is a write ('1') or a read ('0').

After reading these bits the application must read the **I2CDATA** register to clear the buffer. The figures 1, 2 and 3 show how the process occurs.

If **IBUFF** is set before receiving the address or **IRBUFOVL** is set when receiving the address, then the slave will send NACK and issue an error interrupt to notify the application about these errors.

##### 10-bit Address mode

Two address-byte receptions are required in this mode. The first byte shifted consists of '1 1 1 1 0 A[9] A[8] 0', where A[9:8] is the upper two bits of I<sup>2</sup>C address.

The last bit, R1W0, must be 0 so the slave can receive another address byte. If the upper two address bits match then the Slave sends the ACK and asserts an interrupt.

The application must at this point read **I2CSTATUS** to check the **IADDRR** and **IRWBUSY**, which are 1 (address byte) and 0 (write operation). The user then needs to read **I2CDATA** to clear the buffer.

The second byte shifted into contains the address bits A[7:0]. In the same fashion if the lower 8 address bits match then the slave sends the ACK and asserts an interrupt.

The application reads **I2CSTATUS** to check the **IADDRR**, which is 1 (address byte). The user then needs to read **I2CDATA** to clear the buffer. Figure 8 shows an example of 10-bit address mode receiving timing waveform.

If it is an I<sup>2</sup>C read access, then after the two address-byte receptions the slave shall receive a Repeated Start condition and then the first address byte again with last bit R1W0 being 1. The slave sends The ACK bit and asserts an interrupt

The application reads **I2CSTATUS** to check **IBUFF** and **IRWBUSY**, which are 1 (address byte) and 1 (read operation). The user then needs to read **I2CDATA** to clear the buffer.

(Figure 9 shows an example of 10-bit address mode transmitting timing waveform.)

#### 8.5.1.1.2 I<sup>2</sup>C Access Sequence – Write Data Phase

If the received R1W0 field is 0, it is an I<sup>2</sup>C write access and the slave remains in receiving mode. Every time the slave shifts in a byte, it sends the ACK bit as long as **IBUFF** is cleared before receiving the data and **IRBUFOVL** is cleared when receiving the data.

The slave also asserts an interrupt after receiving each byte from I<sup>2</sup>C bus. The user needs to read **I2CSTATUS** for status checking and Then **I2CDATA** for data fetching. The write data phase is concluded when detecting a Stop or Repeated Start condition. (Figure 5, Figure 6, and Figure 8 show examples of I<sup>2</sup>C write accesses)




Figure 5 – Slave Mode Timing Waveform with CLK\_ST\_ENB = 1 (Reception, 7-bit Address Mode)






Figure 6 – Slave Mode Timing Waveform with CLK\_ST\_ENB = 0 (Reception, 7-bit Address Mode)

### 8.5.1.1.3 I<sup>2</sup>C Access Sequence – Read Data Phase

If the received R1W0 field is 1, it is an I<sup>2</sup>C read access and the slave switches to transmitting mode.

Before each byte shift out process, **ICKLSTR** is cleared automatically to hold SCL low (clock stretching). The user needs to program **I2CDATA** with the byte to be transmitted and then set **ICKLSTR** to release SCL. Every time the slave shifts out a byte, it receives the ACK/NACK bit. If receiving the ACK bit, the slave clears **ICKLSTR** automatically, and the user needs to program **I2CDATA** and set **ICKLSTR** to resume transmission. If receiving the NACK bit, which means the Master device is done reading data, the Slave releases both SCL and SDA. The Slave asserts an interrupt after receiving the ACK/NACK bit. The read data phase is concluded when receiving the NACK bit or detecting Repeated Start or Stop condition. Figure 7 and show examples of I<sup>2</sup>C read accesses.






Figure 7 – Slave Mode Timing Waveform (Transmission, 7-bit Address Mode)



### 8.5.1.2 Master Mode

Master Mode:

1. Select the master mode.
2. Define the baud rate. The equation defining the baud rate as a function of the system clock is:

$$Fi2c = \frac{Fclk}{2 * (divider + 1)}$$

Where Fi2c is the frequency of the I<sup>2</sup>C interface, divider is the i2c divider and Fclk is the system clock.

3. Enable the interface.
4. Enable the interrupts and define the corresponding handlers, exactly like in items 6 and 7 from the slave mode.

From this point on the application must handle the communication. The following paragraphs will describe the general steps:

As an I<sup>2</sup>C Master, the Master controls SCL and SDA when issuing Start, Repeated Start and Stop conditions. It also drives (release/drain) SCL and SDA when transmitting address/data bytes as well as ACK/NACK bits after receiving data bytes.

#### 8.5.1.2.1 Configuration Settings

As an I<sup>2</sup>C Master, the Master controls SCL and SDA when issuing Start, Repeated Start and Stop conditions. It also drives (release/drain) SCL and SDA when transmitting address/data bytes as well as ACK/NACK bits after receiving data bytes.

When **IEN** and **IMS** fields are both set the interface is configured as an I<sup>2</sup>C Master.

#### 8.5.1.2.2 Baud Rate Generators Configuration

A baud rate generator (BRG) inside the peripheral serves as an engine to time SCL transition during data transfer as well as the transitions of both SCL/SDA during Start, Repeated Start and Stop conditions.

BRG consists of an 8-bit counter that when enabled, loads the value from **I2CADDR0** and counts down to 0 and Then goes back to **I2CADDR0** value and repeats counting down process. When BRG counter counts down to 0, it triggers the SCL transitions during data transfer and SCL/SDA transitions during Start, Repeated Start and Stop conditions.

The peripheral's baud rate is determined by the system clock frequency  $F_{clk}$  and divider. The equation is:

$$Fi2c = \frac{Fclk}{2 * (divider + 1)}$$

#### 8.5.1.2.3 Start Condition

The Master issues a Start condition when **IRSTRB** is set by the user. When detecting the issued Start condition the Master asserts an interrupt and clears **ISTRSTRETCH**. The user reads **I2CSTATUS** to clear the interrupt condition. At this point the **ISTRR** is set.

Once **ISTRSTRETCH** is set, if SCL is sampled low first before SDA goes low or if SCL or SDA is already sampled low when **ISTRSTRETCH** is set, Then There is a bus collision due to another I<sup>2</sup>C Master on the bus, and the bus collision interrupt is asserted. The application must read **I2CSTATUS** to clear this interruption condition.

#### 8.5.1.2.4 Repeated Start Condition

The Master issues a Repeated Start condition when **ISTRSTRETCH** is set by the user. When detecting the issued Repeated Start condition, the Master asserts an interrupt and clears **IRSTR**. The user reads **I2CSTATUS** to clear the interruption condition. At this point the **ISTRR** is set.

Once **IRSTR** is set, if SCL is sampled low first before SDA goes low, or if SDA is sampled low when SCL goes from low to high, Then There is an I<sup>2</sup>C bus collision and a collision interrupt is asserted. The user reads **I2CSTATUS** to the interrupt condition.

#### 8.5.1.2.5 Stop Condition

The Master issues a Stop condition when **ISTPSIZE** is set by the user. When detecting the issued Stop condition the Master asserts an interrupt and clears **ISTPSIZE**. The user reads **I2CSTATUS** to clear the interrupt condition. **ISTPR** is set.

Once **ISTPSIZE** is set, if SDA is sampled low one baud period ( $T_{br}$ ) after it is released by the peripheral, or after SCL is released, SCL is sampled low before SDA goes high, Then There is an I<sup>2</sup>C bus collision and a collision interrupt is asserted. The user reads **I2CSTATUS** to clear the collision interrupt condition.

#### 8.5.1.2.6 Acknowledge Bit

The Master transmits ACK/NACK bit when **ISACK** is set by the user. If the value of **ISNACK** is 1, a NACK bit is transmitted otherwise an ACK bit is transmitted. The Master asserts an interrupt and clears **ISNACK**. The user reads **I2CSTATUS** to clear the interrupt condition.

If the Master transmits a NACK bit but detects an ACK bit, Then There is an I<sup>2</sup>C bus collision and a collision interrupt is asserted. The user reads **I2CSTATUS** to clear the collision interrupt.

#### 8.5.1.2.7 I2C Write Access Sequence

The typical I<sup>2</sup>C write access sequence consists of the following steps:

- The user sets **ISTRSTRETCH** to issue a Start condition.
- The Master detects the Start condition and asserts an interrupt. The user reads **I2CSTATUS** to clear the interrupt and check **ISTRR**.
- The user programs **I2CDATA** with the destined I<sup>2</sup>C Slave's address, Then the Master starts transmitting the address byte.
- After sampling ACK/NACK bit sent by the Slave, the Master asserts an interrupt. The user reads **I2CSTATUS** to clear the interrupt condition and check **IACKR**.
- The user programs **I2CDATA** with the data byte to be transmitted, Then the Master starts transmitting the data byte.
- After sampling ACK/NACK bit sent by the Slave, the Master asserts an interrupt. The user reads **I2CSTATUS** to clear the interrupt condition and check **IACKR**.
- Repeat steps 5 and 6 to transmit more bytes.
- The user can access a different I<sup>2</sup>C Slave or read from the same one by setting **IRSTR**, Then Master issues a Repeated Start condition. When the condition is sampled the Master asserts an interrupt. The user reads **I2CSTATUS** to clear the interrupt condition and check **ISTRR**.
- The user concludes current transfer by setting **ISTPSIZE**, and the Master issues a Stop condition. When the condition is sampled the Master asserts an interrupt. The user reads **I2CSTATUS** to clear the interrupt and check **ISTPR**.

Figure 10 shows a timing waveform of Master write access. Note that the only difference between 7-bit and 10-bit address mode is that the user needs to program two address bytes in 10-bit mode.




Figure 10 – Master Timing Waveform (Transmission)

#### 8.5.1.2.8 I<sup>2</sup>C Read Access Sequence

The typical I<sup>2</sup>C read access sequence consists of the following steps:

- The user sets **ISTRSTRETCH** to issue a Start condition.
- The Master detects the Start condition and asserts an interrupt. The user reads **I2CSTATUS** to clear the interrupt and check **ISTR**.
- The user programs **I2CDATA** with the destined I<sup>2</sup>C Slave's address, Then the Master starts transmitting the address byte.
- After sampling ACK/NACK bit sent by The Slave, the Master asserts an interrupt. The user reads **I2CSTATUS** to clear the interrupt and check **IACKR**.
- The user sets **IRCSTRT**, which enables the Master to pulse SCL and shift in data byte. After shifting in the whole data byte the Master asserts an interrupt. The user reads **I2CSTATUS** to clear the interrupt. The user then reads **I2CDATA** to fetch the received data byte.
- The user clears **ISNACK** (Acknowledge bit to be sent) and sets **ISACK**. The Master transmits ACK bit. After the transmission the Master asserts an interrupt. The user reads **I2CSTATUS** to clear the interrupt.
- Repeat steps 5 and 6 to receive more bytes.
- The user can access a different I<sup>2</sup>C Slave or write to the same one by setting **IRSTR**, then the Master issues a Repeated Start condition. When the condition is sampled the Master asserts an interrupt. The user reads **I2CSTATUS** to clear the interrupt and check **ISTR**.

- If the data byte being received is the last one, after clearing the interrupt, the user sets **ISNACK** (Not Acknowledge bit to be sent) and **IRSTS**. Master transmits NACK bit. After the transmission the Master asserts an interrupt. The user reads **I2CSTATUS** to clear the interrupt.
- The user concludes current transfer by setting **ISTPSIZE**, and the Master issues a Stop condition. When the condition is sampled the Master asserts an interrupt. The user reads **I2CSTATUS** to clear the interrupt and check **ISTPR**.

Figure 11 shows an example of Master read access.




Figure 11 – Master Timing Waveform (Reception)

#### 8.5.1.2.9 RW\_BUSY Indicator

Whenever detecting a Start/Stop condition it does not issue, the Master asserts/de-asserts RW\_BUSY to indicate the busy/idle status of I<sup>2</sup>C bus. The user can check **IRWBUSY** before issuing a Start condition so bus collision can be avoided.

## 8.5.2 I2C Registers

The following registers are made available by the I<sup>2</sup>C interface:

**I2CSTATUS**: I<sup>2</sup>C status register.

<b>I2CSTATUS</b>		0x50000008			0x00		
R	R	R	R	R	R	R	R
IACKR	IADDRR	ISTRR	ISTPR	IRWBUSY	IBUFF	IWBUFOVL	IRBUFOVL
MSB							LSB
<p>Bit7    <b>IACKR</b>: Acknowledge received 0 = ACK received / 1 = ACK not received</p> <p>Bit6    <b>IADDRR</b>: Data/Address received (slave mode) 0 = DATA received / 1 = ADDRESS received</p> <p>Bit5    <b>ISTRR</b>: Start bit received 0 = Start bit not received 1 = Start bit received</p> <p>Bit4    <b>ISTPR</b>: Stop bit received (slave mode) 0 = No stop bit received 1 = Stop bit received</p> <p>Bit3    <b>IRWBUSY</b>: Read/Write Busy: Master Mode: 0 = Bus not being accessed 1 = Bus being accessed Slave Mode: 0 = I2C write operation (Slave receives data) 1 = I2C read operation (Slave transmits data)</p> <p>Bit2    <b>IBUFF</b>: Buffer Full 0 = Buffer is empty 1 = Buffer full, either because it received data or There is one byte to be transmitted</p> <p>Bit1    <b>IWBUFOVL</b>: Write buffer overflow 0 = Buffer is empty 1 = Internal shift register is full and I2CDATA was written to</p> <p>Bit0    <b>IRBUFOVL</b>: Data/Address received (slave mode) 0 = Register was read 1 = Internal shift register is full and another byte is received from I2C bus.</p> <p><b>NOTE</b>: While <b>IRBUFOVL</b> is set the shift-in of bits from bus is stopped.</p>							



**I2CCTRL1: I<sup>2</sup>C control register 1.**

<b>I2CCTRL1</b>		0x50000009			0x00		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
IRSTR	ICLKSTR	IGC	IRCSTRT	ISNACK	ISACK	ISTPSIZE	ISTRSTRETCH
MSB							LSB
Bit7	<b>IRSTR:</b> Repeated start bit (Master Only) 0 = Repeated start bit disabled 1 = Issue start-bit transmit enable (when set the I2C transmits Repeated Start bit), cleared by HW.						
Bit6	<b>ICLKSTR:</b> Clock stretch (Slave Only) 0 = SCL held low / 1 = SCL released						
Bit5	<b>IGC:</b> General call address (Slave Only) 0 = General call address disabled / 1 = General call address enabled						
Bit4	<b>IRCSTRT:</b> Start bit reception (Master Only and cleared by HW) 0 = Receive operation not allowed 1 = Receive operation starts (the receive operation starts when this bit is set)						
Bit3	<b>ISNACK:</b> ACK bit to be transmitted: (Master Only) 0 = ACK is transmitted upon reception of byte / 1 = NACK is transmitted upon reception of byte						
Bit2	<b>ISACK:</b> ACK bit (Master Only) 0 = No ACK/NACK bit transmitted 1 = Acknowledge (ACK/NACK, defined by ISNACK) is transmitted						
Bit1	<b>ISTPSIZE:</b> Stop bit or selection of address size Master Mode 0 = No stop bit sent 1 = Stop bit sent Slave Mode 0 = 7-bit address 1 = 10-bit address						
Bit0	<b>ISTRSTRETCH:</b> Start and stretch Master Mode 0 = No start bit sent 1 = Send start bit Slave Mode 0 = no clock stretch 1 = Clock stretched						

**I2CCTRL2:** I<sup>2</sup>C control register 2.

I2CCTRL2		0x5000000A			0x00		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
IMSK4	IMSK3	IMSK2	IMSK1	IMSK0	IEN	IFILTER	IMS
MSB							LSB

Bit7-3 **IMSK[4:0]:** I<sup>2</sup>C Address mask (Slave Only)

Bit2 **IEN:** I<sup>2</sup>C Enable bit

0 = I<sup>2</sup>C disabled

1 = I<sup>2</sup>C enabled

Bit1 **IFILTER:** I<sup>2</sup>C filter

0 = Filter disabled

1 = Filter enabled

Bit0 **IMS:** I<sup>2</sup>C Master/Slave

0 = I<sup>2</sup>C slave

1 = I<sup>2</sup>C master

**NOTE:** In order to ignore the glitches on I<sup>2</sup>C bus, a 3-tab median filter operating at system clock rate is implemented on the incoming SCL and SDA data paths. This filter can be enabled/disabled by setting/clearing IFILTER. The truth table of the median filter is shown below.

Table 14 - Filter Tabs and output			
Filter tab 0	Filter tab 1	Filter tab 2	Filter output
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

I2CDATA: I<sup>2</sup>C data.

I2CDATA		0x5000000B			0x00		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
IDT7	IDT6	IDT5	IDT4	IDT3	IDT2	IDT1	IDT0
MSB							LSB
Bit7-0 <b>IDT[7:0]</b> : I <sup>2</sup> C Data							

I2CADDR0: I<sup>2</sup>C address 0.

I2CADDR0		0x5000000C			0x00		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
IADDR7	IADDR6	IADDR5	IADDR4	IADDR3	IADDR2	IADDR1	IADDR0
MSB							LSB
Bit7-0 <b>IADDR[7:0]</b> : I <sup>2</sup> C Data register low.							

I2CADDR1: I<sup>2</sup>C address 1.

I2CADDR1		0x5000000D			0x00		
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	R/W	R/W
-	-	-	-	-	-	IADDR9	IADDR8
MSB							LSB
bit7-0 <b>IADDR[9:8]</b> : I <sup>2</sup> C Data register high.							

## 8.6 ADC

BON features two analog to digital converters (ADC1 and ADC2). These ADCs are used for short circuit detection algorithm. However, when they are not used for the short circuit detection, they are available for the general purpose. Each ADC is an 8-bit analog to digital converter with single ended input. The main features are described below:

- 8-bit resolution
- Single ended input
- Up to 80 kSPS
- Configurable reference ( $V_{REF} = V_{REFHI} - V_{REFLO}$ )
  - Either based on the bandgap voltage( $V_{BG}$ ) or regulated supply voltage( $V_{DD}$ )
  - Scalable
- ADC input range is from 0V to VDD
- The 8 bit resolution may be targeted over a reduced input voltage range via a programmable gain block
- Total of 27 channels (14 in ADC1 and 13 in ADC2)

### 8.6.1 ADC Description

BON ADC uses the standard charge redistribution technique, with a single-ended input and internally generated positive and negative reference voltages. There are two 8-bit ADC converters BON. ADC1 accommodates 15 analog input channels while ADC2 accommodates 13 analog input channels. The user can select which input channels to be sampled by setting ADCCHANNEL register. Each ADC has its own internally generated reference voltages ( $V_{REFHI}$  and  $V_{REFLO}$ ). The performance table is shown below.

Table 15 : ADC Performance Specification, Recommended Operating Conditions, unless otherwise specified					
Parameter	Conditions	min	typ	max	unit
Conversion speed				80	ksps
Clock Frequency				1	MHz
Input voltage range		0		VDD	V
Resolution				8	bits
INL				1	LSB
DNL				1	LSB

There are several steps required for the user to use the ADC. The general sequence is described below:


1. Select the input channel to be selected
  - a. ADCCH1 and ADCCH2 bits control the input multiplexor
  - b. Configure the input range with LVL bit
2. Configure ADC settings.
  - a. Set ADC clock frequency.
  - b. Configure references by setting ADCREFHI, ADCREFLO, ADCPGN, and ADCREFS bits.
3. Enable ADC.
4. Start the ADC conversion.
5. Check the ADC status bit and read the data.

The following section will describe each configuration steps in detail.

### 8.6.1.1 Input Channel Selection

All high voltage GPIOs (PA[7:0], PB[7:0], and PC[7:0]), the bandgap voltage (VBG), and the battery voltage (VBAT) are available as an input to the ADCs. The user can control which inputs are connected for the conversion by programming the control bits, ADDCH1 and ADDCH2 in ADDCHANNEL register.

Please note that since the high voltage GPIOs can have a signal that ranges from 0 to VBAT and the input range of the ADC is from 0 to VDD, it is necessary to have an option to attenuate the signal if the user wants to convert the full signal range for the GPIO. Each GPIO has a programmable control bit (LVL) to attenuate its signal by a factor of 8.



### 8.6.1.2 ADC Clock and Sampling Period


The conversion algorithm has a basic period of 9 cycles (one for sampling, one for each bit). There is a two-cycle latency from the last bit measurement and digital data availability. Additionally there is single idle cycle to allow biasing before any conversion is initiated. Thus a single conversion will take 13 cycles.

The converter will use a single clock cycle to sample the input into an input capacitor. When the channel is selected, the source must drive the S/H capacitor through the series resistance. The sampling time will vary with this resistance. The input to ADC must have sufficiently low driving impedance and settling time to settle the input to within 1 LSB of the data conversion during the input sampling stage. An equivalent circuit and related equations are depicted in Figure 13.

The ADC clock frequency can be programmed through ADCCLKDIV register. As an example, if ADC clock is derived from 3.58MHz crystal divided by 4, the input has 1.12µs to settle. Since the  $C_s = 10\text{pF}$  in BON, the maximum source resistance to guarantee 8-bit performance can be calculated as below:

$$R_s = \frac{1.12\mu\text{s}}{10\text{pF} \times 6} = 18.6\text{k}\Omega$$

If the source impedance is larger, the user can reduce the ADC clock frequency.



### 8.6.1.3 Configuration of Reference Voltages for the ADC

The ADC can generate its reference voltages (VREFHI and VREFLO) from two different sources, the regulated supply voltage (VDD) or the bandgap voltage (VBG). The ADCREFS bit in ADCREG3 register selects the source. Once the reference source is selected, the reference voltages can be programmed through ADCREFHI, ADCREFLO, and ADCPGN bits according to Figure 14. It should be noted that when VBG is used as the reference source, care must be taken so that the internal voltages do not saturate.

ADCREFS=0*	ADCREFS=1
$VREFHI = \frac{ADCREFH}{ADCPGN} \times VBG$	$VREFHI = \frac{ADCREFH}{15} \times VDD$
$VREFLO = \frac{ADCREFL}{ADCPGN} \times VBG$	$VREFLO = \frac{ADCREFL}{15} \times VDD$
* If $\left( \frac{15}{ADCPGN} \times VBG \right) < (VDD - 0.1V)$	

**Figure 14– ADC Reference Voltage**

Once the reference voltages are established, the ADC conversion equation for input voltage (VIN) can be defined as:

$$ADCDT = \text{floor} \left( 255 \times \frac{(VIN - VREFLO)}{(VREFHI - VREFLO)} \right)$$

Here are few examples:

- Example 1: In a system operating with VDD=3V, there is a signal that moves between 0V and 2.94V. In this case it would be recommended to select VDD as the reference source and ADCREFH=15, ADCREFL=0, and ADCPGN=15. This selection would allow for the maximum range of measurements (0V to VDD).
- Example 2: In a system operating with VDD=3V and VBG= 1.21V, there is a signal that moves between 0V and 2.5V. In this case VBG can be selected as the reference source with ADCREFH=13, ADCREFL=0 and ADCPGN=7. This configuration would allow the signal range from 0V to 2.6V:
- Example 3: In a system operating with VDD=3V and VBG=1.21V, there is a signal that moves between 1.71V and 2.2V. In this case selecting VBG as the reference source and select ADCREFH=15, ADCREFL=11, and ADCPGN=8 we can achieve higher resolution:

The resolution in Example 3 can be calculated as follow:

$$RESOLUTION = \left( \frac{VREFHI - VREFLO}{255} \right) = \left( \frac{\left( \frac{15}{8} \times 1.21 \right) - \left( \frac{11}{8} \times 1.21 \right)}{255} \right) = \frac{2.27 - 1.66}{255} = 2.38mV$$

Note that in this particular case we have the 8-bit ADC effectively generating a digital value with the precision of a 10-bit ADC operating from 0V to 3V.

It is clear from the examples how flexible the ADC can be in a range of applications. The user can devise several schemes to cleverly measure the range of signal of interest and then narrow the reference values to get the optimum resolution if the conversion time is within range.

#### 8.6.1.4 ADC Start and Status

Before starting the conversion, the ADC must be enabled and biased. The ADC is enabled by the ADCEN bit (**ADCREG3**). The START bit (**ADCSTART**) starts the conversion process. Once completed the value of the conversion is loaded into the ADCDATA registers.



### 8.1.1 ADC Registers

The following registers define the behavior of the ADC:

ADCCHANNELS: Channel selection for both ADCs.

ADCCHANNELS		0x50000054			0x00		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
ADC2CH3	ADC2CH2	ADC2CH1	ADC2CH0	ADC1CH3	ADC1CH2	ADC1CH1	ADC1CH0
MSB							LSB
Bit7-4 <b>ADC2CH[3:0]</b> : Channel Selection for ADC2: Bit3-0 <b>ADC1CH[3:0]</b> : Channel Selection for ADC1:							
<b>ADC2CH[3:0]</b> 0000 = PC0 0001 = PC1 0010 = PC2 0011 = PC3 0100 = PC4 0101 = PC5 0110 = PC6 0111 = PC7 1000 = PA3 1001 = PB5 1010 = PB6 1011 = PB7 1100 = NC 1101 = NC 1110 = Reserved 1111 = NC				<b>ADC1CH[3:0]</b> 0000 = PA0 0001 = PA1 0010 = PA2 0011 = Not used 0100 = PA4 0101 = PA5 0110 = PA6 0111 = PA7 1000 = PB0 1001 = PB1 1010 = PB2 1011 = PB3 1100 = PB4 1101 = Reserved 1110 = Reserved 1111 = NC			

ADCSTART: ADC start of conversion control

ADCSTART		0x50000055			0x00		
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	R/W
–	–	–	–	–	–	–	START
MSB							LSB
Bit0 <b>START</b> : Writing one starts the conversion. Reading returns the status of conversion; '0' means conversion is finished and '1' means the conversion is either pending or in progress							

ADC1DATA: ADC1 result.

ADC1DATA		0x50000056			0x00		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
AD1DT7	AD1DT6	AD1DT5	AD1DT4	AD1DT3	AD1DT2	AD1DT1	AD1DT0
MSB							LSB
Bit7-0 <b>AD1DT[7:0]</b> : ADC1 Result							

ADC2DATA: ADC2 result.

ADC2DATA		0x50000057			0x00		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
AD2DT7	AD2DT6	AD2DT5	AD2DT4	AD2DT3	AD2DT2	AD2DT1	AD2DT0
MSB							LSB
Bit7-0 <b>AD2DT[7:0]</b> : ADC1 Result							

**ADCCLKDIV:** ADCs Clock Divider Control.

<b>ADCCLKDIV</b>		0x5000005A			0x6F		
Reserved	R/W	Reserved	Reserved	R/W	R/W	R/W	R/W
-	-	-	-	-	ADCDIV1	-	ADCDIV0
MSB							LSB
Bit2-0 <b>ADCDIV[1:0]</b> : ADC Clock divider 00 = System Clock/2 01 = System Clock/4 1x = System Clock/1							

**ADCREG0:** ADC1 Reference Settings

<b>ADCREG0</b>		0x50018008			0xF0		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
ADC1REFH3	ADC1REFH2	ADC1REFH1	ADC1REFH0	ADC1REFL3	ADC1REFL2	ADC1REFL1	ADC1REFL0
MSB							LSB
Bit7-4 <b>ADC1REFH[3:0]</b> : ADC1 Reference High Setting Bit3-0 <b>ADC1REFL[3:0]</b> : ADC1 Reference Low Setting							

**ADCREG1:** ADC2 Reference Settings

<b>ADCREG1</b>		0x50018009			0xF0		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
ADC2REFH3	ADC2REFH2	ADC2REFH1	ADC2REFH0	ADC2REFL3	ADC2REFL2	ADC2REFL1	ADC2REFL0
MSB							LSB
Bit7-4 <b>ADC2REFH[3:0]</b> : ADC2 Reference High Setting Bit3-0 <b>ADC2REFL[3:0]</b> : ADC2 Reference Low Setting							

### ADCREG2: ADCs Reference Gain Values

ADCREG2		0x5001800A			0xFF		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
ADC1PGN3	ADC1PGN2	ADC1PGN1	ADC1PGN0	ADC2PGN3	ADC2PGN2	ADC2PGN1	ADC2PGN0
MSB							LSB
Bit7-4 <b>ADC1PGN[3:0]</b> : ADC1 Reference Gain Bit3-0 <b>ADC2PGN[3:0]</b> : ADC2 Reference Gain							

### ADCREG3: ADCs General Control

ADCREG3		0x5001800B			0x13		
Reserved	R/W	R/W	R/W	R/W	R/W	R/W	R/W
-	ADCEN	ADCGNDOFF	ADC_SW1	ADC_SW0	ADC_CAL	ADC2REFS	ADC1REFS
MSB							LSB
Bit6 <b>ADCEN</b> : ADCs Enable Bit. 0 = ADCs Disabled / 1 = ADCs Enabled Bit5 <b>ADCGNDOFF</b> : Ground offset correction 0 = bandgap and ADC reference have common ground 1 = difference between bandgap and ADC reference is compensated by switched capacitor circuit Bit4-3 <b>ADC_SW[1:0]</b> : ADCs Enable Bit. 00 = Correlated double sampling off 01 = Input offset calibration on 1x = Correlated doubling sampling on (default) Bit2 <b>ADC_CAL</b> : ADC Calibration 0 = Normal 1 = Calibration mode Bit1 <b>ADC2REFS</b> : ADC2 Internal Reference Source Selection 0 = Band Gap 1 = VDD Bit0 <b>ADC1REFS</b> : ADC1 Internal Reference Source Selection 0 = Band Gap 1 = VDD							

## 8.7 PULSE WIDTH MODULATORS (PWM)

BON implements two PWMs. Their main characteristics are:

- Twelve bits resolution - Both period and width.
- Independent Prescalers
- Programmable active level
- Short Circuit detection circuit with programmable level
- Programmable outputs
  - PWM1 = [PB0, PC5 and PC7]
  - PWM2 = [PA7, PB1 and PC3]

### 8.7.1 PWMs Usage Description

The PWM circuit generates wide range high resolution modulated output for motor driver, led drivers and other drivers used in BON. Each PWM has total of 4 data and configuration registers to communicate with the microcontroller.

The waveform is controlled by 12-bit period word (PWMnPER and PWMnEXT) and 12-bit pulse width word (PWMnPW and PWMnEXT) are used to determine the output waveform.

The entire waveform can be scaled by adjusting the Prescaler value in PWMnCTRL. The prescaler divided value, PWM\_DIV, can be set to one of eight different settings shown in Table 16.

Table 16 PWM Prescaler Divide Values	
PWM_PRESC	PWM_DIV ( $f_{XO}/f_{PWM}$ )
000	1
001	2
010	4
011	8
100	32
101	256
110	8,192
111	262,144

The output period is calculated as:

$$Period = \frac{1 + (PWM\_PER \times PWM\_DIV)}{SystemClock}$$

For PWM1 and for PWM2 the PWM pulse width is calculated as:

$$PulseWidth = \frac{1 + (PWM\_PW \times PWM\_DIV)}{SystemClock}$$

To control the active level of the PWM, a control bit **PWM\_INV** is used. If this bit is set to one, the PWM output is low level during the pulse and one at other times, including if the PWM is disabled either by the user or by the short circuit protection.

Alternatively if **PWM\_INV** is set to zero then the PWM outputs a high level during the pulse.

NOTE: From the above equations we can see that for a system clock of 3.579545MHz the period is of 3.325msec. (Frequency of ~300Hz with a width of 249.4msec, duty cycle of ~75%.)

## 8.7.2 PWMs Registers

The following registers are provided to control the PWMs:

PWM1CTRL: PWM1 General Control

PWM1CTRL		0x50000048			0x00		
R/W	Reserved	Reserved	R/W	Reserved	R/W	R/W	R/W
PWM1_EN	-	-	PWM1_INV	-	PRESC2	PRESC1	PRESC0
MSB							LSB
<p>Bit7 <b>PWM1_EN</b>: PWM1 enable bit. 0 = PWM Disabled 1 = PWM Enabled</p> <p>Bit4 <b>PWM1_INV</b>: PWM1 output signal direction 0 = normal logic 1 = inverted logic (active low)</p> <p>Bit2-0 <b>PRESC[2:0]</b>: PWM's Prescaler 000 = System Clock/1 001 = System Clock/2</p>							

010 = System Clock/4  
011 = System Clock/8  
100 = System Clock/32  
101 = System Clock/256  
110 = System Clock/8192  
111 = System Clock/262144 ( $2^{18}$ )

**PWM1PER:** PWM1 period high byte register

PWM1PER		0x50000049			0x00		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
PWM1PER11	PWM1PER10	PWM1PER9	PWM1PER8	PWM1PER7	PWM1PER6	PWM1PER5	PWM1PER4
MSB							LSB
Bit7-0 <b>PWM1PER[11:4]:</b> PWM1 period high register							

**PWM1PW:** PWM1 width high byte register

PWM1PW		0x5000004A			0x00		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
PWM1PW11	PWM1PW10	PWM1PW9	PWM1PW8	PWM1PW7	PWM1PW6	PWM1PW5	PWM1PW4
MSB							LSB
Bit7-0 <b>PWM1PW[11:4]:</b> PWM1 width high register							

**PWM1EXT:** PWM1 extension with low nibble of period and width.

PWM1EXT		0x5000004B			0x00		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
PWM1PER3	PWM1PER2	PWM1PER1	PWM1PER0	PWM1PW3	PWM1PW2	PWM1PW1	PWM1PW0
MSB							LSB
Bit7-4 <b>PWM1PER[3:0]:</b> PWM1 period low nibble							
Bit3-0 <b>PWM1PW[3:0]:</b> PWM1 width low nibble							

PWM2CTRL: PWM2 General Control

PWM2CTRL		0x5000004C			0x00		
R/W	Reserved	Reserved	R/W	Reserved	R/W	R/W	R/W
PWM2_EN	-	-	PWM2_INV	-	PRESC2	PRESC1	PRESC0
MSB							LSB
<p>Bit7 <b>PWM2_EN</b>: PWM2 enable bit. 0 = PWM Disabled 1 = PWM Enabled</p> <p>Bit4 <b>PWM2_INV</b>: PWM2 output signal direction 0 = normal logic 1 = inverted logic (active low)</p> <p>Bit2-0 <b>PRESC[2:0]</b>: PWM's Prescaler 000 = System Clock/1 001 = System Clock/2 010 = System Clock/4 011 = System Clock/8 100 = System Clock/32 101 = System Clock/256 110 = System Clock/8192 111 = System Clock/262144 (<math>2^{18}</math>)</p>							

PWM2PER: PWM2 period high byte register

PWM2PER		0x5000004D			0x00		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
PWM2PER11	PWM2PER10	PWM2PER9	PWM2PER8	PWM2PER7	PWM2PER6	PWM2PER5	PWM2PER4
MSB							LSB
Bit7-0 <b>PWM2PER[11:4]</b> : PWM2 period high register							



**PWM2PW:** PWM2 width high byte register

<b>PWM2PW</b>		0x5000004E			0x00		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
PWM2PW11	PWM2PW10	PWM2PW9	PWM2PW8	PWM2PW7	PWM2PW6	PWM2PW5	PWM2PW4
MSB							LSB
Bit7-0 <b>PWM2PW[11:4]:</b> PWM2 width high register							

**PWM2EXT:** PWM2 extension with low nibble of period and width.

<b>PWM2EXT</b>		0x5000004F			0x00		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
PWM2PER3	PWM2PER2	PWM2PER1	PWM2PER0	PWM2PW3	PWM2PW2	PWM2PW1	PWM2PW0
MSB							LSB
Bit7-4 <b>PWM2PER[3:0]:</b> PWM2 period low nibble							
Bit3-0 <b>PWM2PW[3:0]:</b> PWM2 width low nibble							

## 8.8 GPIOs

BON provides 36 general-purpose I/O pins. BON's I/O pins are implemented with several different capabilities divided into the following groups:

- GIO is a general purpose I/O referred to Vbat (from 9V up to 45V). When used as an output it is capable of sinking (to ground) 25mA or sourcing 5mA. When used as an input the GIO can be programmed to be high impedance, 100 $\mu$ A/5mA pull up or 100 $\mu$ A/5mA pull down. The state of the pin can be read while in output mode, therefore allowing for a software-based over current protection.
- SIO has the same functions as GIO, but with 200mA sink capability, which may be protected against over-current through software.
- PSIO (a single pin) has the same function as GIO, but with 200mA source capability, which may be protected against over-current through software.
- 3V3IO are 3.3V digital I/Os, which are referenced to an internal regulator.

The following table defines the main characteristics of the GPIO pins:

Table 17 -GPIO Characteristics, Typical Operating Conditions												
I/O Type	Name	Conditions	Min.	Typ.	Max.	I/O Type	Name	Conditions	Min.	Typ.	Max.	Unit
GIO	V <sub>IL</sub>	Threshold Low		1.65		SIO	V <sub>IL</sub>	Threshold Low		1.65		V
		Threshold High		4				Threshold High		4		V
	V <sub>IH</sub>	Threshold Low		1.65			V <sub>IH</sub>	Threshold Low		1.65		V
		Threshold High		4				Threshold High		4		V
	I <sub>OL</sub>			25			I <sub>OL</sub>			200		mA
	I <sub>OH</sub>			5			I <sub>OH</sub>			5		mA
	Pull-Down	Strength Low		100			Pull-Down	Strength Low		100		$\mu$ A
		Strength High		5				Strength High		5		mA
	Pull-Up	Strength Low		100			Pull-Up	Strength Low		100		$\mu$ A

**Table 17 -GPIO Characteristics, Typical Operating Conditions**

I/O Type	Name	Conditions	Min.	Typ.	Max.	I/O Type	Name	Conditions	Min.	Typ.	Max.	Unit
		Strength High		5				Strength High		5		mA
PSIO	V <sub>IL</sub>	Threshold Low		1.65		3V3IO	V <sub>IL</sub>			1.65		V
		Threshold High		4								
	V <sub>IH</sub>	Threshold Low		1.65			V <sub>IH</sub>			1.65		V
		Threshold High		4								
	I <sub>OL</sub>			25			I <sub>OL</sub>			25		mA
	I <sub>OH</sub>			200			I <sub>OH</sub>			5		mA
	Pull-Down	Strength Low		100			Pull-Down	Strength Low		-		μA
		Strength High		5				Strength High		-		mA
	Pull-Up	Strength Low		100			Pull-Up	Strength Low		-		μA
		Strength High		5				Strength High		-		mA

### 8.8.1.1 General-Purpose I/O (GIO)

The GIO interface pins are intended to operate as reconfigurable general-purpose inputs or outputs referenced to V<sub>bat</sub>. Additionally, they can be used for open-drain pull-down on systems with voltage equal to or lower than their supply voltage, e.g. for 5V or 3.3V systems.

High current and low current pull-ups can be selected in receive mode, as well as a selectable threshold to receive at 3.3V, 5V or V<sub>bat</sub> levels using signal thresholds of 1.65V and 4.0V respectively.

Additionally, outputs are protected against potentially damaging loads. When the high-level output is activated, the output current is limited by an internal circuit to 5mA, which can be sustained continuously.

When the low-level output is activated, protection against thermal damage caused by a short circuit must be done by user software by comparing the voltage level on the pad with the intended driven level shortly after activation using the 1.65V threshold receiver. If the level is different, i.e. above 1.65V threshold, then the user software must tri-state or activate a high level output within 200 milliseconds to avoid potential damage to the chip.


This protection is not intended to protect these pins against voltage overshoot from driving strongly inductive loads, and so GIO pins should not be used for inductive loads without additional protection on the PCB (**P**rinted **C**ircuit **B**oard).

Pin configuration is accomplished using special function registers, SFDICFG, PBnCFG, and PCnCFG.

The receiver is active at all times, and any read from the port will always return the data read from the pin, even if the pin is set as an output.

**Table 18 - GIO and SIO Pin Functional Configuration**

DD	PUP	PDN	Pin Function
0	0	0	high-Z input
0	0	1	input with pull down (current level set by STR)
0	1	0	input with pull up (current level set by STR)
0	1	1	reserved
1	X	0	push/pull (to VDD levels) output, with simple load protection
1	0	X	
1	1	1	open-drain output, with simple load protection



**Figure 15 - Typical GIO Interface**

### 8.8.1.2 High Current Pull down I/O (SIO)

SIO interface pins are intended to operate as reconfigurable inputs or outputs referenced to Vbat, optimized for use as high-current pull-downs. They can be used for open-drain pull-down on systems with voltage equal to or lower than their supply voltage, e.g. 3.3V or 5V systems.

High current and low current pull ups can be selected in receive mode, which uses a 4V signaling threshold level. Internal circuits are protected against sustained high voltage up to 45V applied to the pad.

A pull-down mode may be activated when using the I/O as an output. Pull-down output mode may be protected against potentially damaging loads by comparing the voltage level on the pad with a maximum level corresponding to a safe margin for thermal damage.

If the power dissipated in the transistor is too high, which happens when output voltage is above 1.65V with the pull down on, then the user software must turn the pull down off within approximately 200 milliseconds to avoid thermal damage.

In order to achieve this, the user software must read back from the pin with the threshold set to 1.65V as soon as possible after the pull down is activated in order to detect a short circuit or overload condition.

It is recommended that the pin be configured as push/pull when driving inductive loads to assist the freewheel function and reduce strain on the ESD diode which is responsible for conducting the freewheel current by allowing some current to pass through the PMOS transistor.

If the load is resistive, then the open drain mode of protection is preferred. Pull up protection is implemented in a same fashion as with the GIO type, by internally limiting the maximum current to 5mA, which can be sustained continuously at any pad output voltage within normal operating conditions.

The receiver is active at all times, and any read from the port will always return the data read from the pin, even if the pin is set as an output.





Figure 16 - Typical SIO Interface



**Figure 17: Freewheel Action**

Figure 17 illustrates inductive freewheel operation.

Code Example: Configure Port C with the following characteristics:

- PWM2 in PC3, PWM1 in PC7 with N-MOS transistor (Active level = 1 = High)
- Interrupt mask in PC0 and PC1,
- Output enable for PC3, PC5 and PC7
- Low current in pull-up/down
- Pull-up in PC0 and PC1
- No pull downs
- Input threshold high for PC0 and PC1

### 8.8.1.3 GIO and SIO connection to ADC

All GIOs and SIOs are connected to the ADC input channel selector. The signals applied to these pins can either directly goes through the multiplexor or attenuated by factor of 8 and then goes through the multiplexor depending on the LVL bit.

#### 8.8.1.4 LED

BON provides a pin specially designed to control a RED or BLUE LED simultaneously.

In the LED mode, additional high voltage current sources are activated providing up to ~45mA current. The current level is programmable. When the I/O pin is set to 1 with LEDEN bit enabled (**LEDIO**), regardless of the setting of GIO, LED current source is activated. When the I/O pin is reset to 0, it is deactivated.

The following diagram shows the recommended configuration of LEDs:




Figure 18 – LED pin Block Diagram

The nominal value of the resistor, R1 is 220  $\Omega$ . In this case, the nominal current level is around 20mA for the red LED whereas it is 6.5mA for the blue LED. This output current can be programmed in the range of 0mA up to 45mA in 3mA steps. With these programmable current settings and the resistor R1 the brightness of each LED can independently be adjusted.

## 8.8.2 GPIO Registers

The following registers control the behavior of the GPIO pins:

**PORTA:** Port A input and output register. When a bit is selected as output the corresponding pin will reflect the register's bit. When a bit is selected as input the bit will reflect the condition of the pin.

PORTA		0x50000060			0x00		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0
MSB							LSB
Bit7-0 <b>PA[7:0]</b> : Port A register bits. 0 = Pin state is '0' 1 = Pin state is '1'							

**PORTB:** Port B input and output register. When a bit is selected as output the corresponding pin will reflect the register's bit. When a bit is selected as input the bit will reflect the condition of the pin.

PORTB		0x50000061			0x00		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0
MSB							LSB
Bit7-0 <b>PB[7:0]</b> : Port B register bits. 0 = Pin state is '0' 1 = Pin state is '1'							



**PORTC:** Port C input and output register. When a bit is selected as output the corresponding pin will reflect the register's bit. When a bit is selected as input the bit will reflect the condition of the pin.

PORTC		0x50000062			0x00		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0
MSB							LSB
Bit7-0 <b>PC[7:0]</b> : Port C register bits. 0 = Pin state is '0' 1 = Pin state is '1'							

**PORTD:** Port D input and output register. When a bit is selected as output the corresponding pin will reflect the register's bit. When a bit is selected as input the bit will reflect the condition of the pin.

PORTD		0x50000063			0x00		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0
MSB							LSB
Bit7-0 <b>PD[7:0]</b> : Port D register bits. 0 = Pin state is '0' 1 = Pin state is '1'							

**PORTE:** Port E input and output register. When a bit is selected as output the corresponding pin will reflect the register's bit. When a bit is selected as input the bit will reflect the condition of the pin.

PORTE		0x50000064			0x00		
Reserved	Reserved	Reserved	Reserved	R/W	R/W	R/W	R/W
-	-	-	-	PE3	PE2	PE1	PE0
MSB							LSB
Bit3-0 <b>PE[3:0]</b> : Port E register bits. 0 = Pin state is '0' 1 = Pin state is '1'							

PORTDOE: Port D output enable register.

PORTDOE		0x50000065			0x00		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
PDOE7	PDOE6	PDOE5	PDOE4	PDOE3	PDOE2	PDOE1	PDOE0
MSB							LSB
Bit7-0 <b>PDOE[7:0]</b> : Port D output enable bits. 0 = Pin is input 1 = Pin is output							

PORTEOE: Port E output enable and Mode configuration register

PORTEOE		0x50000066			0x00		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
PEOE3	PEOE2	PEOE1	PEOE0	MDSPI	MDI2C	MDUART	MDLIN
MSB							LSB
Bit0 <b>MDLIN</b> : LIN mode enable 0 = GPIO 1 = LIN mode Bit1 <b>MDUART</b> : UART mode enable 0 = GPIO 1 = UART mode Bit2 <b>MDI2C</b> : I2C mode enable 0 = GPIO 1 = I2C mode Bit3 <b>MDSPI</b> : SPI mode enable 0 = GPIO 1 = SPI mode Bit7-4 <b>PEOE[3:0]</b> : Port E output enable bits. 0 = Pin is input 1 = Pin is output							

**PCONF:** I2C, LIN and UART configuration register.

<b>PCONF</b>		0x50000067			0x00		
Reserved	Reserved	Reserved	R/W	R/W	R/W	R/W	R/W
I2C_RT[1]	I2C_RT[0]	-	LTREN	LPSWAP	UPSWAP	LTXPOL	UTXPOL
MSB							LSB
<p>Bit7-6 <b>I2C_RT[1:0]</b>: I2C Resistor Trim</p> <p>00 = Open</p> <p>01 = 1k</p> <p>10 = 10k</p> <p>11 = 100k</p> <p>Bit4 <b>LTREN</b>: Lin transmission enable bit</p> <p>0 = Transmission disabled</p> <p>1 = Transmission enabled</p> <p>Bit3 <b>LPSWAP</b>: LIN Pins Swap Bit.</p> <p>0 = Pins are not swapped (TX=PD[7] and RX = PD[6])</p> <p>1 = Pins are swapped (TX=PD[6] and RX = PD[7])</p> <p>Bit2 <b>UPSWAP</b>: UART Pins Swap Bit.</p> <p>0 = Pins are not swapped (TX=PD[5] and RX = PD[4])</p> <p>1 = Pins are swapped (TX=PD[4] and RX = PD[5])</p> <p>Bit1 <b>LTXPOL</b>: LIN signals polarity.</p> <p>0 = normal polarity</p> <p>1 = inverted polarity</p> <p>Bit0 <b>UTXPOL</b>: UART signals polarity.</p> <p>0 = normal polarity</p> <p>1 = inverted polarity</p>							

**SFDICFGn:** PAn configuration register. (n = 0, 1, 2, 3)

<b>SFDICFGn</b>		0x50000068/9/A/B			0x00		
Reserved	Reserved	R/W	R/W	R/W	R/W	R/W	R/W
-	-	INTE	DD	STR	PUP	PDN	LVL
MSB							LSB
<p>Bit5    <b>INTE:</b> Pin Change Interrupt enable bit                   0 = Interrupt disabled                   1 = Interrupt enabled</p> <p>Bit4    <b>DD:</b> Data Direction                   0 = Input                   1 = Output</p> <p>Bit3    <b>STR:</b> Pull Up/Down Strength Control                   0 = Low Strength (100uA)                   1 = High Strength (5mA)</p> <p>Bit2    <b>PUP:</b> Pull up enable.                   0 = Disabled                   1 = Enabled</p> <p>Bit1    <b>PDN:</b> Pull Down enable.                   0 = Disabled                   1 = Enabled</p> <p>Bit0    <b>LVL:</b> Input Threshold level                   0 = Low Threshold                   1 = High Threshold</p>							

PA4CFG: PA4 configuration register.

PA4CFG		0x5000006C			0x00		
Reserved	R/W	R/W	R/W	R/W	R/W	R/W	R/W
-	PWM2_SNS	INTE	DD	STR	PUP	PDN	LVL
MSB							LSB
<p>Bit6    <b>PWM2_SNS</b>: PWM2 Short Circuit Sensor  0 = Sensor Disabled  1 = Sensor Enabled</p> <p>Bit5    <b>INTE</b>: Interrupt not available</p> <p>Bit4    <b>DD</b>: Data Direction  0 = Input  1 = Output</p> <p>Bit3    <b>STR</b>: Pull Up/Down Strength Control  0 = Low Strength (100uA)  1 = High Strength (5mA)</p> <p>Bit2    <b>PUP</b>: Pull up enable.  0 = Disabled  1 = Enabled</p> <p>Bit1    <b>PDN</b>: Pull Down enable.  0 = Disabled  1 = Enabled</p> <p>Bit0    <b>LVL</b>: Input Threshold level  0 = Low Threshold  1 = High Threshold</p>							

PA5CFG: PA5 configuration register.

PA5CFG		0x5000006D			0x00		
Reserved	R/W	R/W	R/W	R/W	R/W	R/W	R/W
-	PWM1_SNS0	INTE	DD	STR	PUP	PDN	LVL
MSB							LSB
<p>Bit6    <b>PWM1_SNS0</b>: PWM1 Short Circuit Sensor0  0 = Sensor Disabled  1 = Sensor Enabled</p> <p>Bit5    <b>INTE</b>: Interrupt not available</p> <p>Bit4    <b>DD</b>: Data Direction  0 = Input  1 = Output</p> <p>Bit3    <b>STR</b>: Pull Up/Down Strength Control  0 = Low Strength (100uA)  1 = High Strength (5mA)</p> <p>Bit2    <b>PUP</b>: Pull up enable.  0 = Disabled  1 = Enabled</p> <p>Bit1    <b>PDN</b>: Pull Down enable.  0 = Disabled  1 = Enabled</p> <p>Bit0    <b>LVL</b>: Input Threshold level  0 = Low Threshold  1 = High Threshold</p>							

PA6CFG: PA6 configuration register.

PA6CFG		0x5000006E			0x00		
Reserved	R/W	R/W	R/W	R/W	R/W	R/W	R/W
-	PWM1_SNS1	INTE	DD	STR	PUP	PDN	LVL
MSB							LSB
<p>Bit6 <b>PWM1_SNS0</b>: PWM1 Short Circuit Sensor1 0 = Sensor Disabled 1 = Sensor Enabled</p> <p>Bit5 <b>INTE</b>: Interrupt not available</p> <p>Bit4 <b>DD</b>: Data Direction 0 = Input 1 = Output</p> <p>Bit3 <b>STR</b>: Pull Up/Down Strength Control 0 = Low Strength (100uA) 1 = High Strength (5mA)</p> <p>Bit2 <b>PUP</b>: Pull up enable. 0 = Disabled 1 = Enabled</p> <p>Bit1 <b>PDN</b>: Pull Down enable. 0 = Disabled 1 = Enabled</p> <p>Bit0 <b>LVL</b>: Input Threshold level 0 = Low Threshold 1 = High Threshold</p>							

PA7CFG: PA7 configuration register.

PA7CFG		0x5000006F			0x00		
Reserved	R/W	R/W	R/W	R/W	R/W	R/W	R/W
-	PWM2_OUT	INTE	DD	STR	PUP	PDN	LVL
MSB							LSB
<p>Bit6 <b>PWM2_OUT</b>: PWM2 Output Enable 0 = PWM output disabled 1 = PWM output enabled</p> <p>Bit5 <b>INTE</b>: Interrupt not available</p> <p>Bit4 <b>DD</b>: Data Direction 0 = Input 1 = Output</p> <p>Bit3 <b>STR</b>: Pull Up/Down Strength Control 0 = Low Strength (100uA) 1 = High Strength (5mA)</p> <p>Bit2 <b>PUP</b>: Pull up enable. 0 = Disabled 1 = Enabled</p> <p>Bit1 <b>PDN</b>: Pull Down enable. 0 = Disabled 1 = Enabled</p> <p>Bit0 <b>LVL</b>: Input Threshold level 0 = Low Threshold 1 = High Threshold</p>							



**PB0CFG:** PB0 configuration register.

<b>PB0CFG</b>		0x50000070			0x00		
Reserved	R/W	R/W	R/W	R/W	R/W	R/W	R/W
-	PWM1_OUT	INTE	DD	STR	PUP	PDN	LVL
MSB							LSB
<p>Bit6    <b>PWM1_OUT</b>: PWM1 Output Enable  0 = PWM output disabled  1 = PWM output enabled</p> <p>Bit5    <b>INTE</b>: Pin Change Interrupt enable bit  0 = Interrupt disabled  1 = Interrupt enabled</p> <p>Bit4    <b>DD</b>: Data Direction  0 = Input  1 = Output</p> <p>Bit3    <b>STR</b>: Pull Up/Down Strength Control  0 = Low Strength (100uA)  1 = High Strength (5mA)</p> <p>Bit2    <b>PUP</b>: Pull up enable.  0 = Disabled  1 = Enabled</p> <p>Bit1    <b>PDN</b>: Pull Down enable.  0 = Disabled  1 = Enabled</p> <p>Bit0    <b>LVL</b>: Input Threshold level  0 = Low Threshold  1 = High Threshold</p>							

**PB1CFG:** PB1 configuration register.

<b>PB1CFG</b>		0x50000071			0x00		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
ACTL	PWM2_OUT	INTE	DD	STR	PUP	PDN	LVL
MSB							LSB
<p>Bit7    <b>ACTL</b>: Active Level of Output  0 = Active Low (PMOS)  1 = Active High (NMOS)</p> <p>Bit6    <b>PWM2_OUT</b>: PWM2 Output Enable  0 = PWM output disabled  1 = PWM output enabled</p> <p>Bit5    <b>INTE</b>: Interrupt not available</p> <p>Bit4    <b>DD</b>: Data Direction  0 = Input  1 = Output</p> <p>Bit3    <b>STR</b>: Pull Up/Down Strength Control  0 = Low Strength (100uA)  1 = High Strength (5mA)</p> <p>Bit2    <b>PUP</b>: Pull up enable.  0 = Disabled  1 = Enabled</p> <p>Bit1    <b>PDN</b>: Pull Down enable.  0 = Disabled  1 = Enabled</p> <p>Bit0    <b>LVL</b>: Input Threshold level  0 = Low Threshold  1 = High Threshold</p>							

**PBnCFG:** PBn configuration register. (n = 2, 3, 4)

<b>PBnCFG</b>		0x50000072/3/4			0x00		
Reserved	Reserved	R/W	R/W	R/W	R/W	R/W	R/W
-	-	INTE	DD	STR	PUP	PDN	LVL
MSB							LSB
<p>Bit5    <b>INTE:</b> Interrupt not available</p> <p>Bit4    <b>DD:</b> Data Direction 0 = Input 1 = Output</p> <p>Bit3    <b>STR:</b> Pull Up/Down Strength Control 0 = Low Strength (100uA) 1 = High Strength (5mA)</p> <p>Bit2    <b>PUP:</b> Pull up enable. 0 = Disabled 1 = Enabled</p> <p>Bit1    <b>PDN:</b> Pull Down enable. 0 = Disabled 1 = Enabled</p> <p>Bit0    <b>LVL:</b> Input Threshold level 0 = Low Threshold 1 = High Threshold</p>							

**PBmCFG:** PBm configuration register. (m = 5, 6, 7)

<b>PBmCFG</b>		0x50000072/3/4			0x00		
Reserved	Reserved	W	W	W	W	W	W
-	-	INTE	DD	STR	PUP	PDN	LVL
MSB							LSB
<p>Bit5    <b>INTE:</b> Pin Change Interrupt enable bit                   0 = Interrupt disabled                   1 = Interrupt enabled</p> <p>Bit4    <b>DD:</b> Data Direction                   0 = Input                   1 = Output</p> <p>Bit3    <b>STR:</b> Pull Up/Down Strength Control                   0 = Low Strength (100uA)                   1 = High Strength (5mA)</p> <p>Bit2    <b>PUP:</b> Pull up enable.                   0 = Disabled                   1 = Enabled</p> <p>Bit1    <b>PDN:</b> Pull Down enable.                   0 = Disabled                   1 = Enabled</p> <p>Bit0    <b>LVL:</b> Input Threshold level                   0 = Low Threshold                   1 = High Threshold</p>							

PCnCFG: PCn configuration register. (n = 0, 1, 2)

PCnCFG		0x50000078/9/A			0x00		
Reserved	Reserved	R/W	R/W	R/W	R/W	R/W	R/W
-	-	INTE	DD	STR	PUP	PDN	LVL
MSB							LSB
<p>Bit5 <b>INTE</b>: Pin Change Interrupt enable bit 0 = Interrupt disabled 1 = Interrupt enabled</p> <p>Bit4 <b>DD</b>: Data Direction 0 = Input 1 = Output</p> <p>Bit3 <b>STR</b>: Pull Up/Down Strength Control 0 = Low Strength (100uA) 1 = High Strength (5mA)</p> <p>Bit2 <b>PUP</b>: Pull up enable. 0 = Disabled 1 = Enabled</p> <p>Bit1 <b>PDN</b>: Pull Down enable. 0 = Disabled 1 = Enabled</p> <p>Bit0 <b>LVL</b>: Input Threshold level 0 = Low Threshold 1 = High Threshold</p>							

PC3CFG: PC3 configuration register.

PC3CFG		0x5000007B			0x00		
Reserved	R/W	R/W	R/W	R/W	R/W	R/W	R/W
-	PWM2_OUT	INTE	DD	STR	PUP	PDN	LVL
MSB							LSB
<p>Bit6    <b>PWM2_OUT</b>: PWM2 Output Enable  0 = PWM output disabled  1 = PWM output enabled</p> <p>Bit5    <b>INTE</b>: Pin Change Interrupt enable bit  0 = Interrupt disabled  1 = Interrupt enabled</p> <p>Bit4    <b>DD</b>: Data Direction  0 = Input  1 = Output</p> <p>Bit3    <b>STR</b>: Pull Up/Down Strength Control  0 = Low Strength (100uA)  1 = High Strength (5mA)</p> <p>Bit2    <b>PUP</b>: Pull up enable.  0 = Disabled  1 = Enabled</p> <p>Bit1    <b>PDN</b>: Pull Down enable.  0 = Disabled  1 = Enabled</p> <p>Bit0    <b>LVL</b>: Input Threshold level  0 = Low Threshold  1 = High Threshold</p>							

PC4CFG: PC4 configuration register.

<b>PB4CFG</b>		0x5000007C			0x00		
Reserved	Reserved	R/W	R/W	R/W	R/W	R/W	R/W
-	-	INTE	DD	STR	PUP	PDN	LVL
MSB							LSB
<p>Bit5    <b>INTE</b>: Interrupt not available</p> <p>Bit4    <b>DD</b>: Data Direction  0 = Input  1 = Output</p> <p>Bit3    <b>STR</b>: Pull Up/Down Strength Control  0 = Low Strength (100uA)  1 = High Strength (5mA)</p> <p>Bit2    <b>PUP</b>: Pull up enable.  0 = Disabled  1 = Enabled</p> <p>Bit1    <b>PDN</b>: Pull Down enable.  0 = Disabled  1 = Enabled</p> <p>Bit0    <b>LVL</b>: Input Threshold level  0 = Low Threshold  1 = High Threshold</p>							

PC5CFG: PC5 configuration register.

PC5CFG		0x5000007D			0x00		
Reserved	R/W	R/W	R/W	R/W	R/W	R/W	R/W
-	PWM1_OUT	INTE	DD	STR	PUP	PDN	LVL
MSB							LSB
<p>Bit6    <b>PWM1_OUT</b>: PWM1 Output Enable  0 = PWM output disabled  1 = PWM output enabled</p> <p>Bit5    <b>INTE</b>: Interrupt not available</p> <p>Bit4    <b>DD</b>: Data Direction  0 = Input  1 = Output</p> <p>Bit3    <b>STR</b>: Pull Up/Down Strength Control  0 = Low Strength (100uA)  1 = High Strength (5mA)</p> <p>Bit2    <b>PUP</b>: Pull up enable.  0 = Disabled  1 = Enabled</p> <p>Bit1    <b>PDN</b>: Pull Down enable.  0 = Disabled  1 = Enabled</p> <p>Bit0    <b>LVL</b>: Input Threshold level  0 = Low Threshold  1 = High Threshold</p>							



PC6CFG: PC6 configuration register.

PC6CFG		0x5000007E			0x00		
Reserved	Reserved	R/W	R/W	R/W	R/W	R/W	R/W
-	-	INTE	DD	STR	PUP	PDN	LVL
MSB							LSB
<p>Bit5    <b>INTE</b>: Interrupt not available</p> <p>Bit4    <b>DD</b>: Data Direction 0 = Input 1 = Output</p> <p>Bit3    <b>STR</b>: Pull Up/Down Strength Control 0 = Low Strength (100uA) 1 = High Strength (5mA)</p> <p>Bit2    <b>PUP</b>: Pull up enable. 0 = Disabled 1 = Enabled</p> <p>Bit1    <b>PDN</b>: Pull Down enable. 0 = Disabled 1 = Enabled</p> <p>Bit0    <b>LVL</b>: Input Threshold level 0 = Low Threshold 1 = High Threshold</p>							

PC7CFG: PC7 configuration register.

PC7CFG		0x500007F			0x00		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
ACTL	PWM1_OUT	INTE	DD	STR	PUP	PDN	LVL
MSB							LSB
<p>Bit7    <b>ACTL</b>: Active Level of Output  0 = Active Low (PMOS)  1 = Active High (NMOS)</p> <p>Bit6    <b>PWM1_OUT</b>: PWM1 Output Enable  0 = PWM output disabled  1 = PWM output enabled</p> <p>Bit5    <b>INTE</b>: Interrupt not available</p> <p>Bit4    <b>DD</b>: Data Direction  0 = Input  1 = Output</p> <p>Bit3    <b>STR</b>: Pull Up/Down Strength Control  0 = Low Strength (100uA)  1 = High Strength (5mA)</p> <p>Bit2    <b>PUP</b>: Pull up enable.  0 = Disabled  1 = Enabled</p> <p>Bit1    <b>PDN</b>: Pull Down enable.  0 = Disabled  1 = Enabled</p> <p>Bit0    <b>LVL</b>: Input Threshold level  0 = Low Threshold  1 = High Threshold</p>							

LEDIO: LED output configuration register.

LEDIO		0x50000059			0x00		
Reserved	Reserved	R/W	R/W	R/W	R/W	R/W	Reserved
-	-	LEDEN	LEDCUR3	LEDCUR2	LEDCUR1	LEDCUR0	-
MSB							LSB
<p>Bit5    <b>LEDEN</b>: LED enable  0 = LED output disabled  1 = LED output enabled</p> <p>Bit4-1   <b>LEDCUR[3:0]</b>: LED Current Control  0000 = 0 mA  0001 = 3 mA  0010 = 6 mA and so on  The equation for this current is: <math>I = 3\text{mA} \times \text{LEDCUR}</math></p>							

## 8.9 SHORT CIRCUIT PROTECTION CIRCUITS

BON provides support for Fuse Elimination and short circuit detection. The following sections will describe both functionalities in detail

### 8.9.1 Fuse Elimination Usage Description

Once enabled the fuse elimination circuit operates by automatically comparing the voltage between two input pins (PB6 and PB7). If the voltage difference between these pins exceeds a programmable voltage (Fuse Offset Voltage), a flag is set, allowing the program to detect the condition and act accordingly.

To use the fuse elimination feature the following setps must be taken:

1. Select the fuse offset value.
2. Enable the fuse detection
3. Execute a polling on the fuse detect flag at a suitable rate

### 8.9.2 Short Circuit Protection Usage Description

BON provides a short-circuit protection for the PWM1 and PWM2 when the PB1(PWM2) and PC7(PWM1) are used. This circuit operates by comparing a feedback input voltage with a programmable threshold value (using the ADC to measure this voltage) and automatically disabling the corresponding PWM (to a programmable safe state) in case of short-circuit detection.

The following sequence must be followed in order to protect against short-circuits in the PWM outputs:

1. Configure ADC settings
2. Select threshold and period
3. Enable ADC
4. Select appropriate sense level
5. Select a safe state
6. Enable Short Circuit Sense

### 8.9.3 Short Circuit Protected Related Registers

ADC1THRESH: ADC1 threshold value used to detect short circuit when the ADC is used to detect it.

ADC1THRESH		0x50000050			0x00		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
ADC1TH_7	ADC1TH_6	ADC1TH_5	ADC1TH_4	ADC1TH_3	ADC1TH_2	ADC1TH_1	ADC1TH_0
MSB							LSB

ADC1PERIOD: ADC1 period (in conversion times) used to define the pooling of an input being tested for short circuit.

ADC1PERIOD		0x50000051			0x00		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
ADC1PR_7	ADC1PR_6	ADC1PR_5	ADC1PR_4	ADC1PR_3	ADC1PR_2	ADC1PR_1	ADC1PR_0
MSB							LSB

ADC2THRESH: ADC2 threshold value used to detect short circuit when the ADC is used to detect it.

ADC2THRESH		0x50000052			0x00		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
ADC2TH_7	ADC2TH_6	ADC2TH_5	ADC2TH_4	ADC2TH_3	ADC2TH_2	ADC2TH_1	ADC2TH_0
MSB							LSB

ADC2PERIOD: ADC2 period (in conversion times) used to define the pooling of an input being tested for short circuit.

ADC2PERIOD		0x50000053			0x00		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
ADC2PR_7	ADC2PR_6	ADC2PR_5	ADC2PR_4	ADC2PR_3	ADC2PR_2	ADC2PR_1	ADC2PR_0
MSB							LSB

**PWMFUSE:** Fuse and Short Circuit Control Register

ADC1THRESHOLD		0x50000058			0x00		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
PWM1SCF	PWM2SCF	FUSEFLG	FUSEEN	PWM1SNSL	PWM2SNSL	FUSEOFF1	FUSEOFF0
MSB							LSB
<p>Bit7     <b>PWM1SCF</b>: PWM1 Short Circuit Detection Flag  0 = No short circuit detected  1 = Short circuit detected</p> <p>Bit6     <b>PWM2SCF</b>: PWM2 Short Circuit Detection Flag  0 = No short circuit detected  1 = Short circuit detected</p> <p>Bit5     <b>FUSEFLG</b>: Fuse Detection Flag  0 = Overcurrent not detected  1 = Overcurrent detected</p> <p>Bit4     <b>FUSEEN</b>: Fuse Enable Signal  0 = Disable fuse elimination circuit  1 = Enable fuse elimination circuit</p> <p>Bit3     <b>PWM1SNSL</b>: PWM1 Sense Level  0 = Logic low level expected for normal operation  1 = Logic high level expected for normal operation</p> <p>Bit2     <b>PWM2SNSL</b>: PWM2 Sense Level  0 = Logic low level expected for normal operation  1 = Logic high level expected for normal operation</p> <p>Bit1-0   <b>FUSEOFF[1:0]</b>: Fuse offset level  00 = 190 mV  01 = 360 mV  10 = 670 mV  11 = 860 mV</p>							

## 8.10 CLOCK SOURCES

BON provides three clock sources:

- Internal auxiliary oscillator running at 10kHz. (This oscillator is always running, even when the device is in sleep mode, but its power consumption is negligible)
- Internal RC oscillator running at 10MHz.
- Crystal oscillator (Typically 3.579545MHz)

BON starts from power-on reset using the internal auxiliary oscillator. From this point on the user may select the crystal or the RC oscillators.

The 10MHz RC oscillator may be used if a higher execution speed, albeit with lower frequency accuracy, is necessary for the application. The 10kHz oscillator may be used in power saving modes.

### 8.10.1 Clock Sources Characteristics

The following table defines the main characteristics of the clock sources:

Table 19 - Clock Performance Specification, recommended operating conditions unless otherwise specified					
name	conditions	min	typ	max	unit
Crystal Oscillator frequency			3.579545		MHz
Frequency stability	Using defined crystal			TBD	ppm
Auxiliary Oscillator	(Calibrated Frequency)		10		kHz
Auxiliary Oscillator accuracy	Post-calibration to 10KHz, T <sub>A</sub> =27°C			5	%
RC Oscillator frequency			10		MHz
RC Oscillator accuracy	Post-calibration to 10MHz, T <sub>A</sub> =27°C			1	%

## 8.10.2 Clock Related Registers

The following registers are used to control the behavior of the clock sources:

PMUCLK: Processor Control register.

PMUCLK		0x50000000			0x15		
R/W	R/W	Reserved	R	R/W	R/W	R/W	R/W
CKD1	CKD0	-	RCMON	XO_CK_ENB	RC_CK_ENB	CKSEL1	CKSEL0
MSB							LSB
<p>Bit7-6 <b>CKD[1:0]</b>: Clock Frequency Divider</p> <p>00 = Clock Divided by 1</p> <p>01 = Clock Divided by 2</p> <p>10 = Clock Divided by 4</p> <p>11 = Clock Divided by 8</p> <p>Bit4 <b>RCMON</b>: RC Oscillator Monitor</p> <p>0 = RC Oscillator Inactive</p> <p>1 = RC Oscillator Active</p> <p>Bit3 <b>XO_CK_ENB</b>: Crystal Oscillator Control</p> <p>0 = Crystal Oscillator Disable</p> <p>1 = Crystal Oscillator Enable</p> <p>Bit2 <b>RC_CK_ENB</b>: RC Oscillator Control</p> <p>0 = RC Oscillator Disable</p> <p>1 = RC Oscillator Enable</p> <p>Bit1-0 <b>CKSEL[1:0]</b>: Clock Select</p> <p>00 = 10 KHz Auxiliary Clock</p> <p>01 = 10MHz RC Oscillator Clock*</p> <p>10 = Crystal Oscillator Clock</p> <p>11 = Not used</p> <p>*Note: This is the clock selected after Power-On-Reset and for clock fault condtion</p>							



### 8.10.3 Clock Sources Usage Description

Upon Reset or Power-On Reset the system starts using the internal RC 10MHz oscillator.

Depending on the application requirements the designer can:

- Enable or disable the internal RC oscillator
- Enable or disable the external crystal
- Select the system clock source: RC or Crystal
- Enable the clock monitor interrupt to detect and process eventual failures in either the crystal or RC clock sources

Some peripherals require the crystal clock in order to operate properly:

Table 20 - Peripherals with specific clock source requirements		
Peripheral	Clock Required	Comments
UART	Crystal (@3.579545MHz) or 10MHz RC Oscillator	
LIN	Crystal (@3.579545MHz)	Required in master mode only. In slave mode it can use the RC oscillator (10MHz).

### 8.10.4 Power Management Unit (PMU)

BON implements a power management unit. Its main characteristics are:

- HW reset - Affects all aspects of BON
- SW reset - Does not affect clock nor brownout setup
- Selectable Sleep mode and Halt Mode
- Programmable brownout detector

### 8.10.5 PMU Registers

BON implements the following registers:

PMURST: Processor control register.

PMURST		0x50000001			0x01		
W	W	R/W	Reserved	Reserved	Reserved	R	R/W
HWRST	SWRST	DLEEP	-	-	-	BROUT	PORF
MSB							LSB
<p>Bit7     <b>HWRST</b>: Hardware reset 0 = Idle 1 = Hardware reset (automatically cleared after reset process completed)</p> <p>Bit6     <b>SWRST</b>: Software reset 0 = Idle 1 = Software reset (automatically cleared after reset process completed)</p> <p>Bit5     <b>DLEEP</b>: Deep sleep (HALT) mode Writing: 0 = Clear deep sleep flag / 1 = Put the system in deep sleep - Halt Reading: 0 = Flag cleared / 1 = system in deep sleep mode</p> <p>Bit1     <b>BROUT</b>: Brownout indicator 0 = No brownout / 1 = Brownout</p> <p>Bit0     <b>PORF</b>: Power-On Reset flag Writing: 0 = Clear POR / 1 = No effect Reading: 0 = POR flag already cleared by application 1 = The system just came out of POR or HW Reset</p>							

**PMUBOR:** BOR Control.

PMUBOR		0x50000002			0x00		
R/W	Reserved	Reserved	Reserved	R/W	R/W	R/W	R/W
BOREN	-	-	-	BORRST	BORINT	BOUTVALUE1	BOUTVALUE0
MSB							LSB
<p>Bit7     <b>BOREN:</b> Brownout enable  0 = Brownout disabled (for B2 parts) / enabled (for B3 parts)  1 = Brownout enabled (for B2 parts) / disabled (for B3 parts)</p> <p>Bit3     <b>BORRST:</b> Brownout Reset enable  0 = Disable Brownout based reset (for B2 parts) / enable (for B3 parts)  1 = Enable Brownout based reset (for B2 parts) / disable (for B3 parts)</p> <p>Bit2     <b>BORINT:</b> Brownout interrupt  0 = Brownout interrupt disabled  1 = Brownout interrupt enabled</p> <p>Bit1-0   <b>BOUTVALUE [1:0]:</b> Brownout threshold value  00 = 2.0V  01 = 2.2V  10 = 2.4V  11 = 2.6V</p>							

PMU\_MISC:

PMU_MISC		0x50000005			0x00		
R/W	Reserved	R/W	R/W	R/W	R/W	R/W	R/W
PMU_MISC_SERFAST		RTSEL_A2	RTSEL_A1	RTSEL_A0	RTSEL_B2	RTSEL_B1	RTSEL_B0
MSB							LSB
<p>Bit7 <b>PMU_MISC_SERFAST</b>: MCU serial interface clock control.  0 = Serial interface clock rate depends on clock division control CKD[1:0].  1 = Serial interface clock runs at full rate disregard of CKD[1:0].</p> <p>Bit6 Reserved</p> <p>Bit5-3 <b>RTSEL_A[2:0]</b>: Real-time debugging port A (1<sup>st</sup> pin) selection.  000 = Disable debugging port A.  001 = 10KHz auxiliary clock.  010 = 10MHz RC oscillator clock.  011 = Crystal oscillator clock.  101 = Fuse detector output.  110 = Brownout reset.  111 = Reserved  Others = X.</p> <p>Bit2-0 <b>RTSEL_B[2:0]</b> : Real-time debugging port B (2<sup>nd</sup> pin) selection.  000 = Disable debugging port B.  001 = Full rate clock.  010 = Frequency-divided clock.  011 = MCU serial interface clock.  100 = ADC clock.  101 = Fuse detector clock.  110 = Charge pump clock.  Others = X.</p>							

PMUVREG1: VREG Control1.

PMUBOR		0x5001800D			0x04		
R/W	Reserved	Reserved	R/W	R/W	R/W	R/W	R/W
QPENVDD3IO	-	-	RCAL1	RCAL0	XTALBIAS2	XTALBIAS1	XTALBIAS0
MSB							LSB
Bit7 <b>QPENVDD3IO</b> : Charge Pump Enable for 3.3V IO Supply 0 = disabled 1 = enabled							

PMUVREG2: VREG Control2.

PMUBOR		0x5001800F			0x00		
Reserved	R/W	R/W	R/W	R/W	R/W	R/W	R/W
-	ADCCYC2	ADCCYC1	ADCCYC0	QPENVDD3 ANA	QPENVDD FLA	QPENVDD MCU	QPENVDD3 DIG
MSB							LSB
Bit3 <b>QPENVDD3ANA</b> : Charge Pump Enable for 3.3V Analog Supply 0 = disabled 1 = enabled  Bit2 <b>QPENVDDFLA</b> : Charge Pump Enable for 2.6V Flash Supply 0 = disabled 1 = enabled  Bit1 <b>QPENVDDMCU</b> : Charge Pump Enable for 1.8V MCU Supply 0 = disabled 1 = enabled  Bit0 <b>QPENVDD3DIG</b> : Charge Pump Enable for 3.3V Digital Supply 0 = disabled 1 = enabled							

## 8.10.6 PMU Usage Description

The PMU module allows for the control of reset, deep sleep (halt), sleep, and brownout.

### 8.10.6.1 PMU control of Reset:

There are two forms of reset that can be issued:

- **Hardware reset:** In this reset all peripherals are reset, the 10 KHz clock is selected and all other clock sources are disabled, but the brownout selection is kept.
- **Software reset:** In this reset all peripherals are reset but the clock setup is kept unchanged along with the brownout selection.

### 8.10.6.2 PMU control of sleep and deep sleep (halt) modes:

The PMU can set the system into sleep or deep sleep (halt) modes.

In the deep sleep mode:

- the CPU is halted
- Any enabled clock source will continue to operate
- The three timers (Timer0, Timer1 and Timer2) and the SysTick Timer will stop operating
- All other peripherals will keep running (if enabled and fed by their required source clock)
- The system will leave the deep sleep (halt) mode only through a reset or POR (**Power-On Reset**). The sources of a reset can be the wakeup timer or any peripheral that generates an interrupt independently of the interrupt being enabled by the NVIC module. (**Nested Vector Interrupt Controller**)

Note: For those peripherals that have in their registers a bit that locally enables the interrupt this register has to be enabled in order to reset the system. Example: For the GPIOs ports PORTA, PORTB and PORTC the INTE bits of the I/O pins selected to reset the part upon change must be set.

In the sleep mode:

1. the CPU is halted
2. Any enabled clock source will continue to operate
3. All timers (Timer0, Timer1 and Timer2) and the SysTick Timer will continue operating
4. All other peripherals will keep running if enabled and fed by their required source clock
5. Besides a POR and/or reset the system will leave the sleep mode also through an interrupt; the sources of an interrupt can be any peripheral generating an interrupt.

Note: The interrupt must be enabled by the NVIC module. (**Nested Vector Interrupt Controller**) and for those peripherals that have in their registers a bit that locally enables the interrupt this register also has to be enabled in order to generate an interrupt and wakeup the system from sleep.

Example: For the GPIOs ports PORTA, PORTB and PORTC the INTE bits of the I/O pins selected to reset the part upon change must be set.

### 8.10.6.3 PMU control of Brownout:

The PMU controls the brownout. It entails:

- Enabling or disabling the brownout circuit
- Selecting the behavior when a brownout is detected:
  - Generate an interrupt
  - Reset the system
- Selecting the brownout voltage level

## 8.11 WAKE-UP TIMER

In addition to the Timer0/1/2 BON implements a timer capable of waking-up the microcontroller from a sleep state.

The wake up timer is a timer used to allow for recovery from deep sleep, including when the microcontroller is disconnected from its power supply.

The following register controls the wake-up timer:

WKPTIME: Wakeup timer control.

WKPTIME		0x50000004			0x00		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
MANT3	MANT2	MANT1	MANT0	EXP3	EXP2	EXP1	EXP0
MSB							LSB
Bit7-4 <b>MANT [3:0]</b> : Mantissa of the wakeup timer Bit3-0 <b>EXP [3:0]</b> : Exponent of the wakeup timer (range: 0...12)  $\text{WakeupPeriod} = \text{Mantissa} * 2^{(\text{Exponent}+1)} / \text{SystemClock}$							

For instance, a value of 0x54 would give a time of: (Assuming the application is running from the 10 kHz internal oscillator)

$$\text{WakeupPeriod} = 5 * 2^{(4+1)} / 10\text{kHz} = 16\text{msec}$$

## 9.0 REVISION HISTORY

Rev #	Date	Action	By
0.1	20 Jan 2011	Initial Draft	CG
0.2	27 Jan 2011	Second Draft	CG
0.3	04 Mar 2011	Third Draft	CG
0.4	30 Mar 2011	Fourth Draft	CG
0.5	18 Apr 2011	Fifth Draft	DKM
0.6	6 Jun 2011	Sixth Draft, minor corrections	DKM
1.0	24 Nov 2015	1st indie version from uS.	CR
1.1	31 Jan 2016	2 <sup>nd</sup> indie revision (original Bon rev 0.6)	CR
2.0	13 Oct 2016	Updated version from uS. rev2	CR

## 10.0 CONTACTS

### United States

32 Journey  
Aliso Viejo, California 92656, USA  
Tel: +1 949-608-0854  
sales@indiesemi.com

### China

232 Room, Donghai Wanhao Plaza,  
South Hi-tech 11th Road, Hi-tech Industry Park,  
Nanshan District, Shenzhen, China.  
Tel: +86 755-86116939

### Scotland

5th Floor, The Auction House,  
63a George Street  
Edinburgh EH2 2JG  
Scotland  
Tel: +44 131 718 6378

<http://www.indiesemi.com/>



---

## **Important Notice**

indie semiconductor reserves the right to make changes, corrections, enhancements, modifications, and improvements to indie semiconductor products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on indie semiconductor products before placing orders. indie semiconductor products are sold pursuant to indie semiconductor's terms and conditions of sale in place at the time of order acknowledgement. Purchasers are solely responsible for the choice, selection, and use of indie semiconductor products and services described herein. indie semiconductor assumes no liability for the choice, selection, application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by indie semiconductor by this document.

The materials, products and information are provided "as is" without warranty of any kind, whether express, implied, statutory, or otherwise, including fitness for a particular purpose or use, merchantability, performance, quality or non-infringement of any intellectual property right. Indie semiconductor does not warrant the accuracy or completeness of the information, text, graphics or other items contained herein. indie semiconductor shall not be liable for any damages, including but not limited to any special, indirect, incidental, statutory, or consequential damages, including without limitation, lost of revenues or lost profits that may result from the use of the materials or information, whether or not the recipient of material has been advised of the possibility of such damage.

Unless expressly approved in writing by two authorized indie semiconductor representatives, indie semiconductor products are not designed, intended, warranted, or authorized for use as components in military, space, or aircraft, in systems intended to support or sustain life, or for any other application in which the failure or malfunction of the indie semiconductor product may result in personal injury, death, or severe property or environmental damage.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016, indie semiconductor, all Rights Reserved